



**Dual N & P-Channel Enhancement Mode
Field Effect Transistor
KDS9952A**

■ Features

- N-Channel 3.7A, 30V, $R_{DS(ON)}=0.08W$ @ $V_{GS}=10V$.
P-Channel -2.9A, -30V, $R_{DS(ON)}=0.13W$ @ $V_{GS}=-10V$.
- High density cell design or extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used
- surface mount package.

Dual (N & P-Channel) MOSFET in surface mount package.



■ Absolute Maximum Ratings $T_a = 25^\circ C$

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain to Source Voltage	V_{DSS}	30	-30	V
Gate to Source Voltage	V_{GS}	± 20	± 20	V
Drain Current Continuous (Note 1a)	I_D	± 3.7	± 2.9	A
Drain Current Pulsed		± 15	± 10	A
Power Dissipation for Dual Operation	P_D	2		W
Power Dissipation for Single Operation (Note 1a)	P_D	1.6		
(Note 1b)		1		
(Note 1c)		0.9		
Operating and Storage Temperature	T_J, T_{STG}	-55 to 150		°C
Thermal Resistance Junction to Case (Note 1)	$R_{\theta JC}$	40		°C/W
Thermal Resistance Junction to Ambient (Note 1a)	$R_{\theta JA}$	78		°C/W

KDS9952A■ Electrical Characteristics $T_a = 25^\circ\text{C}$

Parameter	Symbol	Testconditons	Type	Min	Typ	Max	Unit	
Drain-Source Breakdown Voltage	B _{VDSS}	V _{GS} = 0 V, I _D = 250 μA	N-Ch	30			V	
		V _{GS} = 0 V, I _D = -250 μA	P-Ch	-30				
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 24 V, V _{GS} = 0 V	N-Ch			2	μA	
		V _{DS} = 24 V, V _{GS} = 0 V, T _J = 55°C				25		
		V _{DS} = -24 V, V _{GS} = 0 V	P-Ch			-2		
		V _{DS} = -24 V, V _{GS} = 0 V, T _J = 55°C				-25		
Gate-Body Leakage, Forward	I _{GSSF}	V _{GS} = 20 V, V _{DS} = 0 V	ALL			100	nA	
Gate-Body Leakage, Reverse	I _{GSSR}	V _{GS} = -20 V, V _{DS} = 0 V	ALL			-100	nA	
Gate Threshold Voltage	V _{G<th></th>}		V _{DS} = V _{GS} , I _D = 250 μA	N-Ch	1	1.7	2.8	V
		V _{DS} = V _{GS} , I _D = 250 μA , T _J = 125°C		0.7	1.2	2.2		
		V _{DS} = V _{GS} , I _D = -250 μA	P-Ch	-1	-1.6	-2.8		
		V _{DS} = V _{GS} , I _D = -250 μA , T _J = 125°C		-0.85	-1.25	-2.5		
Static Drain-Source On-Resistance	R _{D(on)}	V _{GS} = 10 V, I _D = 1.0 A	N-Ch		0.06	0.08	Ω	
		V _{GS} = 10 V, I _D = 1.0 A, T _J = 125°C			0.08	0.13		
		V _{GS} = 4.5 V, I _D = 0.5 A			0.08	0.11		
		V _{GS} = 4.5 V, I _D = 0.5 A, T _J = 125°C			0.11	0.18		
		V _{GS} = -10 V, I _D = -1.0 A	P-Ch		0.11	0.13		
		V _{GS} = -10 V, I _D = -1.0 A, T _J = 125°C			0.15	0.21		
		V _{GS} = -4.5 V, I _D = -0.5 A			0.17	0.2		
		V _{GS} = -4.5 V, I _D = -0.5 A, T _J = 125°C			0.24	0.32		
On-State Drain Current	I _{D(on)}	V _{GS} = 10 V, V _{DS} = 5 V	N-Ch	15			A	
		V _{GS} = -10 V, V _{DS} = -5 V	P-Ch	-10				
Forward Transconductance	g _{FS}	V _{DS} = 15 V, I _D = 3.7 A	N-Ch		6		S	
		V _{DS} = -15 V, I _D = -2.9 A	P-Ch		4			
Input Capacitance	C _{iss}	N-Channel V _{DS} = 10 V, V _{GS} = 0 V, f = 1.0 MHz	N-Ch		320		pF	
Output Capacitance	C _{oss}		P-Ch		350			
Reverse Transfer Capacitance	C _{rss}		N-Ch		225			
			P-Ch		260			
Turn-On Delay Time	t _{d(on)}	P-Channel V _{DS} = -10 V, V _{GS} = 0 V, f = 1.0 MHz	N-Ch		85		pF	
			P-Ch		100			
Turn-On Rise Time	t _r		N-Ch		10	15	ns	
			P-Ch		9	40		
Turn-Off Delay Time	t _{d(off)}	N-Channel V _{DD} = 10 V, I _D = 1 A V _{GS} = 10 V, R _{GEN} = 6 Ω (Note 2)	N-Ch		13	20	ns	
			P-Ch		21	40		
Turn-Off Fall Time	t _f		N-Ch		21	50	ns	
			P-Ch		21	90		
Total Gate Charge	Q _g	P-Channel V _{DD} = -10 V, I _D = -1 A V _{GS} = -10 V, R _{GEN} = 6 Ω (Note 2)	N-Ch		5	50	ns	
			P-Ch		8	50		
Gate-Source Charge	Q _{gs}		N-Ch		9.5	27	nC	
			P-Ch		10	25		
Gate-Drain Charge	Q _{gd}	N-Channel V _{DS} = 10 V, I _D = 3.7 A, V _{GS} = 10 V P-Channel V _{DS} = -10 V, I _D = -2.9 A, V _{GS} = -10 V	N-Ch		1.5		nC	
			P-Ch		1.6			
			N-Ch		3.3		nC	
			P-Ch		3.4			

KDS9952A

■ Electrical Characteristics Ta = 25°C

Parameter	Symbol	Testconditons	Type	Min	Typ	Max	Unit
Maximum Continuous Drain-Source Diode Forward Current	Is		N-Ch			1.2	A
			P-Ch			-1.2	
Drain-Source Diode Forward Voltage	VSD	VGS = 0 V, Is = 1.25 A (Note 2)	N-Ch		0.8	1.3	V
		VGS = 0 V, Is = -1.25 A (Note 2)	P-Ch		-0.8	-1.3	
Reverse Recovery Time	trr	VGS=0 V, If=1.25 A,dIf/dt=100A/μ s	N-Ch			75	ns
		VGS=0 V, If=-1.25 A,dIf/dt=100A/μ s	P-Ch			100	

Notes:

1. $R_{th(j)}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{th(j)}$ is guaranteed design while $R_{th(j)}$ is determined by the user's board design.


$$P_D(t) = \frac{T_J-T_A}{R_{th(j)}A(t)} = \frac{T_J-T_A}{R_{th(j)} + R_{rec}(t)} = I_D^2(t) \times R_{DS(on)}(t)$$

Typical $R_{th(j)}$ for single device operation using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:

a. 78°C/W when mounted on a 0.5 in² pad of 2oz copper.

b. 125°C/W when mounted on a 0.02 in² pad of 2oz copper.

c. 135°C/W when mounted on a 0.003 in² pad of 2oz copper.



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2.0%.