## **UVVJ Series**

## 5x7 mm, 3.3 Volt, LVPECL/LVDS, VCXO











Ultra low jitter VCXO approaching SAW jitter performance but with the temperature stability advantage of a crystal based resonator




SUGGESTED SOLDER PAD LAYOUT



## **Pin Connections**

PIN	FUNCTION			
1	Control Voltage			
2	Output Enable			
3	Ground			
4	Output1/ Q			
5	Output2/ Q			
6	+Vdd			



M3015Sxx - Contact factory for datasheet.

	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition	
	Frequency Range	F	0.75		800	MHz		
	Operating Temperature	TA	(See orderin	g informa	ition)			
	Storage Temperature	TS	-55		+125	°C		
	Frequency Stability	ΔF/F	(See ordering information)				See Note 1	
	Aging							
	1st Year		-3/-5	l	+3/+5	ppm	<52 MHz / ≥52 MHz	
l	Thereafter (per year)		-1/-2		+1/+2	ppm	<52 MHz / ≥52 MHz	
l	Pullability/APR		(See orderin	g informa	ition)	See Note 2		
l	Control Voltage	Vc	0.3	1.65	3	V	Pin 1 Voltage	
1 1	Linearity			5	15	%	Positive Monotonic Slope	
l	Modulation Bandwidth	fm	10			kHz	-3 dB bandwidth	
	Input Impedance	Zin	50k			Ohms		
	Input Voltage	Vcc	3.135	3.3	3.456	V		
l	Input Current	lcc		l				
	0.75 MHz to 24 MHz				70/30	mA	PECL/LVDS	
8	24 MHz to 800 MHz				100/60	mA	PELC/LVDS	
Electrical Specifications	Output Type			<u> </u>			PECL/LVDS	
ca	Load						See Note 3	
Ċ.			50 Ohms to			PECL waveform		
g	0 ( (0 ( 0 1 )		50 Ohms differential load				LVDS waveform	
18	Symmetry (Duty Cycle)				C V	Vcc -1.3 VDC (PECL)		
ü	(Per Symmetry Code)		(See ordering Information)				0.5x (Vmax-Vmin) LVDS	
뒇	Output Skew	Vo	250	350	200	ps >/	PECL PICTURE AND ADDRESS OF THE PECL	
m	Differential Voltage Logic "1" Level	Voh	Vcc -1.02	350		mV V	Pk-Pk LVDS only PECL	
	Logic "0" Level	Vol	VCC -1.02		Vcc-1.63	V	PECL	
	Rise/Fall Time	Tr/Tf		0.35	0.55	ns	@20/80% LVPECL	
	ruse/run rune	11711		0.50	1.0	ns	@20/80% LVDS	
	Enable/Disable Logic		80% Vcc mi		output active	110	Output Option B	
			1		disables to his	Carpat Spitell 2		
			PECL low. GND. or N/C – enables output				Output Option S	
			PECL high – disables output					
	Start up Time			5	T	ms		
	Phase Jitter	ΦЈ						
	20 MHz to 175 MHz			0.35	1.0	ps RMS	Integrated 12 kHz - 20 MHz	
	175 MHz to 800 MHz			1.0	1.5	ps RMS	Integrated 12 kHz - 20 MHz	
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier	
	@ 19.44 MHz	-50	-80	-112	-140	-150	dBc/Hz	
	@ 155.52 MHz	-50	-80	-100	-125	-145	dBc/Hz	
	@ 250.00 MHz	-50	-80	-100	-124	-128	dBc/Hz	
Ш	@ 622.08 MHz	-50	-80	-100	-118	-121	dBc/Hz	
	Mechanical Shock	Per MIL-STD-202, Method 213, Condition C						
ental	Vibration	Per MIL-STD-202, Method 201 & 204						
Environmental	Max Soldering Conditions	See solder profile, Figure 1						
nvir	Hermeticity	Per MIL-STD-202, Method 112 (1 x 10 <sup>-8</sup> atm.cc/s of helium)						
ا۳ا	Solderability	Per MIL-STD-883, Method 2003						
l	Stability given for deviation over temperature							

- 2. APR specification inclusive of initial tolerance, deviation over temperature, shock, vibration, supply current, and aging.
- 3. PECL Load See load circuit diagram #5. LVDS Load See load circuit diagram #9

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.





