Document Number: MMA6222AEG

Rev 1, 11/2008

√RoHS

Analog Dual Axis Micromachined Accelerometer

The MMA62XXAEG series of dual axis (X and Y) silicon capacitive, micromachined accelerometers features a full digital signal processing for filtering, trim and data formatting. It has been optimized for analog output and offers an over-damped transducer.

Features

- Available in ±20/20g, ±50/50g, or ±100/100g versions. Additional g-ranges between 20 and 100g may be available upon request
- Full-scale range is independently specified for each axis
- 400 Hz, 4 Pole, 16 μs sample time, additional filter options are available
- Ratiometric analog voltage output
- · Capture/hold input for system-wide synchronization support
- 3.3 or 5 V single supply operation
- On-chip temperature sensor and voltage regulator
- · Internal self-test
- Minimal external component requirements
- · Pb-free 20-pin SOIC package
- · Automotive AEC -Q100 qualified

Typical Applications


- · Crash detection (Airbag)
- · Impact and vibration monitoring
- Shock detection

MMA6222AEG MMA6255AEG MMA621010AEG

2-AXIS ACCELEROMETER




EG SUFFIX (Pb-free) 20-LEAD SOIC CASE 475A-02



ORDERING INFORMATION								
Device Name	X-Axis g-Level	Y-Axis g-Level	Temperature Range	Package	Packaging			
MMA6222AEG	20	20	-40 to +105°C	475A-02	Tubes			
MMA6222AEGR2	20	20	-40 to +105°C	475A-02	Tape & Reel			
MMA6255AEG	50	50	-40 to +105°C	475A-02	Tubes			
MMA6255AEGR2	50	50	-40 to +105°C	475A-02	Tape & Reel			
MMA621010AEG	100	100	-40 to +105°C	475A-02	Tubes			
MMA621010AEGR2	100	100	-40 to +105°C	475A-02	Tape & Reel			





Note: If one axis of the MMA62XXAEG sensor is expected to be used as a confirmation of the other axis, Freescale recommends that MMA62XXAEG used in conjunction with an additional sensing/safing device for each axis.

Figure 1-1 Simplified Airbag Application Diagram

1.1 INTRODUCTION

The MMA62XXEG is trimmed to provide the most accurate voltage representation of acceleration at X_{OUT} and Y_{OUT} . This is done by adjusting the signal within the DSP to compensate for errors within the digital-to-analog converters. The SPI is disabled when the device is in normal operating mode, and dedicated ST (self-test activation) and STATUS pin functions are assigned.

1.2 BLOCK DIAGRAM

A block diagram illustrating the major components of the design is shown in Figure 1-2.




Figure 1-2 MMA62XXAEG Block Diagram






Figure 1-3 MMA62XXAEG DSP Block Diagram NOTE: Models of signal chain are available upon request

1.3 PIN FUNCTIONS

The pinout for the MMA62XXAEG device is illustrated in Figure 1-4. Pin functions are described below. When self-test is active, the output becomes more positive in both axes if ST1 is cleared, or more negative in both axes if ST1 is set.



N/C: NO INTERNAL CONNECTION



Response to static orientation within 1g field.

Figure 1-4 MMA62XXAEG Pinout

1.4 PIN FUNCTION DESCRIPTIONS

1.4.1 V_{CC}

This pin supplies power to the device. Careful printed wiring board layout and capacitor placement is critical to ensure best performance. An external bypass capacitor between this pin and V_{SS} is required, as described in Section 1.5.

1.4.2 V_{SS}

This pin is the power supply return node for the digital circuitry on the MMA62XXEG device.

1.4.3 V_{SSA}

This pin is the power supply return node for analog circuitry on the MMA62XXAEG device. An external bypass capacitor between this pin and V_{CC} is required, as described in Section 1.5.

1.4.4 C_{REG}

This pin is connected to the internal digital circuitry power supply rail. An external filter capacitor must be connected between this pin and V_{SS} , as described in Section 1.5.

1.4.5 C_{REGA}

These pins are connected in parallel to the internal analog circuitry power supply rail. One or two external filter capacitors must be connected between these pins and V_{SSA} , as described in Section 1.5. Two pins are provided to support redundant connection to the printed wiring board assembly. Redundant external capacitors may be connected to these pins for maximum reliability, as described in Section 1.5.

1.4.6 C_{REF}

These pins are connected in parallel to an internal reference voltage node utilized by the analog circuitry. One or two external filter capacitors must be connected between these pins and V_{SSA} , as described shown in Section 1.5. Two pins are provided to support redundant connection to the printed wiring board assembly. Redundant external capacitors may be connected to these pins for maximum reliability, as described in Section 1.5.

1.4.7 VPP

This pin should be tied directly to V_{SS}.

1.4.8 SCLK

This input may be left unconnected unless it is desired to initiate device reset as described in Section 1.4.9.

1.4.9 **RESET**

This pin may be used to initiate a hardware reset. If RESET is held low and SCLK is held high for 512 μs, the internal reset signal is asserted.

An internal pull-up device is connected to this pin.

1.4.10 STATUS

This pin provides an indicator of internal status. The STATUS output will be driven to a logic high level should any of the following fault conditions be detected:

- · Internal parity fault
- Over-temperature condition
- Internal clock frequency fault
- Device reset
- Device initialization

Immediately following device reset, STATUS is placed in a high impedance state for approximately $800 \, \mu s$. At the end of this time, STATUS is driven high and a 3ms stabilization delay required by the internal circuitry begins. The STATUS condition may not be cleared during the stabilization delay. Reset is reported by the device so the system can be aware of potential difficulties if unexpected resets occur.

Once asserted, the STATUS output will remain high until the ST pin is driven from a logic low to a logic high state. If a fault condition persists, the STATUS output will be driven high again as soon as it is cleared.

1.4.11 ST

This pin performs a dual function. When driven to a logic high level, the internal self-test voltage generator is activated. A low-to-high transition on this pin will clear the internal STATUS latch. Note that under certain fault conditions, the STATUS latch will be immediately reset, indicating a terminal fault condition.

A diagram illustrating operation of the STATUS latch following device initialization is illustrated in Figure 1-5.




Figure 1-5 ST and STATUS Interaction

1.4.12 CAP/HOLD

When this input pin is low, acceleration data is updated by the DSP whenever a data sample becomes available. Upon a low-to-high transition of CAP/HOLD acceleration data is frozen. Acceleration data is not updated as long as the pin remains at a logic '1' level. This pin may be tied directly to V_{SS} if the hold function is not desired.

1.4.13 X_{OUT}, Y_{OUT}

Two digital-to-analog converters (DACs) are provided. These converters translate output of the DSP block into voltage levels proportional to the magnitude of the numerical result and ratiometric to V_{CC} .

1.5 EXTERNAL COMPONENTS

The connections illustrated in Figure 1-1 are recommended. Careful printed wiring board layout and component placement is essential for best performance. Low ESR capacitors must be connected to C_{REG} and C_{REGA} pins for the best performance. A grounded land area with solder mask should be placed under the package for improved shielding of the device from external effects. If a land area is not provided, no signals should be routed beneath the package. See Figure 1-1.

SECTION 2 PERFORMANCE SPECIFICATION

2.1 MAXIMUM RATINGS

Maximum ratings are the extreme limits to which the device can be exposed without permanently damaging it. The device contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table below. Keep input and output voltages within the range $V_{SS} \le V \le V_{CC}$.

Ref	Rating	Symbol	Value	Unit
1	Supply Voltage	V _{CC}	-0.3 to +7	V
2	C _{REG} , C _{REGA} , C _{REF}	V _{REG}	-0.3 to +3	V
3	V _{PP}	V _{REG}	-0.3 to +11	V
4	SCLK, ST, CAP/HOLD	V _{IN}	-0.3 to V _{CC} + 0.3	V
5	STATUS (high impedance state)	V _{IN}	-0.3 to V _{CC} + 0.3	V
6	X _{OUT} , Y _{OUT} (DACEN = 0)	V _{DAC}	-0.3 to V _{CC} + 0.3	V
7	Current Drain per Pin Excluding V _{CC} and V _{SS}	I	10	mA
8	Acceleration (without hitting internal g-cell stops)	9 _{max}	±800	g
9	Powered Shock (six sides, 0.5 ms duration)	9 _{pms}	±1500	g
10	Unpowered Shock (six sides, 0.5 ms duration)	g _{shock}	±2000	g
11	Drop Shock (to concrete surface)	h _{DROP}	1.2	m
12 13 14	Electrostatic Discharge Human Body Model (HBM) Charge Device Model (CDM) Machine Model (MM)	V _{ESD} V _{ESD} V _{ESD}	±2000 ±500 ±200	V V V
15	Storage Temperature Range	T _{stg}	-40 to +125	°C

Notes:

2.2 OPERATING RANGE

The operating ratings are the limits normally expected in the application and define the range of operation.

Ref	Characteristic	Symbol	Min	Тур	Max	Units	
16 17	Supply Voltage Standard Operating Voltage, 3.3V operating range Standard Operating Voltage, 5V operating range	V _{cc} V _{cc}	V _L +3.15 +4.75	+3.3 +5.0	V _H +3.45 +5.25	V	(1) (1)
18	Operating Temperature Range	T _A	T _L -40	_	T _H +105	С	(2)

Notes:

- 1. Characterized at all values of V_L and V_H . Production test is conducted at typical voltage unless otherwise noted.
- 2. Parameters tested 100% at final test.

^{1.} Verified by characterization, not tested in production.

ELECTRICAL CHARACTERISTICS 2.3

 $V_L \le (V_{CC} - V_{SS}) \le V_H$, $T_L \le T_A \le T_H$, $|\Delta T_A| < 4$ K/min unless otherwise specified

Ref	Characteristic	Symb	ol l	Min	Тур	Max	Units	
19	Supply Current Drain Analog-only output configuration	I _{DD}			_	9.0	mA	(1)
20 21 22 23	Power-On Recovery Threshold (See Figure 2-1) VCC CREG CREGA CREF	V _{POR} V _{POR} V _{POR}	_N 1 _N 2	2.77 1.80 2.18 1.11	_ _ _ _	3.15 2.32 2.50 1.29	V V V	(2) (2) (2) (2)
24 25 26 27	Power-On Reset Threshold (See Figure 2-1) V _{CC} C _{REG} C _{REGA} C _{REF}	V _{POR} V _{POR} V _{POR} V _{POR}	_A 1 2	2.77 1.80 2.18 1.11	 	2.95 2.10 2.31 1.19	V V V	(2) (2) (2) (2)
28 29 30 31	Hysteresis (VPOR_N - VPOR_A, See Figure 2-1) V _{CC} C _{REG} C _{REGA} C _{REF}	V _{HYS} V _{HYS} V _{HYS}	T T	0 0 0 0		388 300 261 150	mV mV mV mV	
32	Minimum Functional Voltage (See Figure 2-1)	V _{DAC}	U	_		2.0	V	(2)
33 34 35	Internally Regulated Voltages C _{REG} C _{REGA} (3) C _{REF}	* V _{DD} * V _{2.5} * V _{REI}	2	2.42 2.42 1.20	2.50 2.50 1.25	2.58 2.58 1.29	V V V	(1) (1) (1)
36 37	External Filter Capacitor (C _{REG} , C _{REGA}) Value ESR (including interconnect resistance)	C _{REC}	6	800	1000	 200	nF mΩ	(2)
38	Power Supply Coupling (4) Analog output			See Figure 2-2				(2)
39 40 41 42	Analog Sensitivity (X _{OUT} , Y _{OUT}) 20g Range 35g Range 50g Range 100g Range	* ASEN * ASEN * ASEN * ASEN	IS IS	_ _ _ _	23.40 13.40 9.37 4.68	_ _ _ _	mV/V/g mV/V/g mV/V/g mV/V/g	(1)(5) (1)(5) (1)(5) (1)(5)
43 44	Sensitivity Error $T_A = 25^{\circ}C$ $40^{\circ}C \le T_A \le 105^{\circ}C$	* ΔSEN * ΔSEN		-8 -8	_ _ _	+8 +8	% %	(1)(5) (1)(5)
45 Note	Offset at 0g Analog output (X _{OUT} , Y _{OUT})	* A _{OU}	σ 0.46	S × V _{CC}	0.5 × V _{CC}	0.54 × V _{CC}	V	(1)(5)

- 1. Parameters tested 100% at final test.
- 2. Verified by characterization, not tested in production.
- Tested at V_{CC} = V_L and V_{CC} = V_H.
 Power supply ripple at frequencies greater than 900 kHz should be minimized to the greatest extent possible.
- 5. Devices are trimmed at 100 Hz with 1000 Hz low-pass filter option selected.
- (#) Indicates a FSL significant parameter (CPK > 1.33).
- (*) Indicates a FSL critical parameter (CPK > 1.67).

2.3 ELECTRICAL CHARACTERISTICS (CONTINUED)

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, |\Delta T_A| < 4 \, \, \text{K/min unless otherwise specified}$

Ref	Characteristic	Symbol	Min	Тур	Max	Units	
	Output value on overrange						
46 47 48 49	20g Range 35g Range 50g Range 100g Range	90VER 90VER 90VER 90VER	+20.0 +35.0 +50.0 +100.1	+20.9 +36.6 +52.1 +104.3	+22.1 +38.7 +55.3 +110.5	g g g	(3) (3) (3) (3)
	Output value on Underrange						
50 51 52 53	20g Range 35g Range 50g Range 100g Range	9under 9under 9under 9under	-20.1 -35.1 -50.1 -100.3	-20.9 -36.6 -52.2 -104.5	-22.2 -38.8 -55.4 -110.7	g g g	(3) (3) (3) (3)
	Maximum acceleration without saturation of internal circuitry						
54	All ranges	9 _{SAT}	-200	_	+200	g	(3)
55	Nonlinearity	NL _{OUT}	-1	_	1	% FSR	(3)
56	Noise (1Hz-1kHz)	n _{SD}	_	_	1.1	mg/√Hz	(3)
57 58	Positive Self Test Output Change $(X_{OUT}, Y_{OUT}, \text{ analog})$ $T_A = 25^{\circ}\text{C}$ $-40^{\circ}\text{C} \le T_A \le 105^{\circ}\text{C}$	ΔST ΔST	10 10	_ _	18 18	% FS % FS	(1) (1)
59 60 61 62	Cross-Axis Sensitivity V _{ZX} V _{YX} V _{ZY} V _{XY}	V _{ZX} V _{YX} V _{ZY} V _{XY}	-4 -4 -4	_ _ _ _ _	+4 +4 +4 +4	% % %	(3) (3) (3) (3)
63 64 65 66 67	DAC Characteristics (X_{OUT} , Y_{OUT}) Minimum Output Level, I_{OUT} = -200 μ A Maximum Output Level, I_{OUT} = 200 μ A Offset Error Gain Error Differential Nonlinearity Integral Nonlinearity	AV _{LOW} AV _{HIGH} OFST GERR DNL	 V _{CC} - 0.25 -0.2 -0.3 -2	_ _ _ _	0.25 +0.2 +0.3 +2	V V %FSR %FSR digit	(2) (2) (2) (2) (2)
68 69	$T_A = 25^{\circ}C$ $-40^{\circ}C \le T_A \le 105^{\circ}C$	INL INL	-3 -3.5	_ _	+3 +3.5	digit digit	(2) (3)
70 71	Output High Voltage STATUS (I_{Load} = -100 μ A) 3.15 V \leq (V_{CC} - V_{SS}) \leq 3.45 V 4.75 V \leq (V_{CC} - V_{SS}) \leq 5.25 V	V _{OH} V _{OH}	3.25 3.75			V	(2)
	Output Low Voltage STATUS ($I_{Load} = 100 \mu A$) 3.15 V \leq ($V_{CC} - V_{SS}$) \leq 3.45 V 4.75 V \leq ($V_{CC} - V_{SS}$) \leq 5.25 V	V _{OL} V _{OL}			0.4 0.4	V	(2)
74 75	Output Loading (STATUS) Load Resistance Load Capacitance	Z _{OUT} C _{OUT}	47 —	_ _	 35	kΩ pF	(3) (3)

Notes:

- 1. Parameters tested 100% at final test.
- 2. Parameters tested 100% at unit probe.
- 3. Verified by characterization, not tested in production.

MMA6222AEG

9

2.3 ELECTRICAL CHARACTERISTICS (CONTINUED)

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, |\Delta T_A| < 4 \, \, \text{K/min unless otherwise specified}$

Ref	Characteristic	Symbol	Min	Тур	Max	Units	
76 77	Output Loading (X _{OUT} , Y _{OUT}) Load Resistance Load Capacitance	Z _{OUT} C _{OUT}	25 —	_ _	_ 60	kΩ pF	(3) (3)
	Input High Voltage RESET, SCLK, ST, $\overline{\text{CAP}}/\text{HOLD}$ 3.15 V \leq (V _{CC} - V _{SS}) \leq 3.45 V 4.75 V \leq (V _{CC} - V _{SS}) \leq 5.25 V	V _{IH} V _{IH}	1.5 2.5			V	(2) (2)
	Input Low Voltage RESET, SCLK, ST, $\overline{\text{CAP}}/\text{HOLD}$ 3.15 V \leq (V _{CC} - V _{SS}) \leq 3.45 V 4.75 V \leq (V _{CC} - V _{SS}) \leq 5.25 V	V _{IL}		_	0.85 1.0	V	(2)
82 83 84 85	Input Current High (at V _{IH}) SCLK, ST, CAP/HOLD V _{PP} /TEST (internal pulldown resistor) Low (at V _{IL}) RESET	I _{IH} R _{IN}	-30 190 30	-50 270 50	-260 350 260	μΑ k Ω μΑ	(2) (2) (2)

Notes:

^{2.} Parameters tested 100% at unit probe.

^{3.} Verified by characterization, not tested in production.

2.4 CONTROL TIMING

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \ T_L \leq T_A \leq T_H, \ |\Delta T_A| < 4 \ K/min \ unless \ otherwise \ specified$

Ref	Characteristic	Symbol	Min	Тур	Max	Units	
	DSP Low-Pass Filter (Note 9) Cutoff frequency (Note 10)						
86	Filter Option \$0C, \$1F	f _{C(LPF)}	380	400	420	Hz	(7)
87	DSP Low-Pass Filter Cutoff frequency (-3dB, referenced to 0 Hz) Filter \$0C, \$1F	f _{C(LPF)}	335	353	371	Hz	(7)
88	Filter Order Filter \$00 - \$12	O _{LPF}	_	4	_	1	(7)
89	Power-On Recovery Time Power applied to X _{OUT} , Y _{OUT} valid	t _{XY}		_	10	ms	(1)
90	Internal Oscillator Frequency	fosc	3.8	4.0	4.2	MHz	(1)
91	Clock Monitor Threshold	f _{MON}	3.6	_	4.4	MHz	(7)
92	Chip Select to Internal Reset (See Figure 2-3)	t _{CSRES}	486	512	538	μS	(7)
93 94	DAC Low-Pass Filter Number of Poles Cutoff Frequency	nPOLES f _C	_ 5	1 10	 20	unit kHz	(1) (7)
95	Sensing Element Rolloff Frequency (-3 dB)	BW _{GCELL}	_	3	_	kHz	(1)

Notes:

- 1. Parameters tested 100% at final test.
- 2. Parameters tested 100% at unit probe.
- 3. Verified by characterization, not tested in production.
- 4. (*) Indicates a FSL critical parameter (CPK > 1.67). (#) Indicates a FSL significant parameter (CPK > 1.33).
- 7. Functionality verified 100% via scan. Timing characteristic is directly determined by internal oscillator frequency.
- 9. Devices are trimmed at 100 Hz with 1000 Hz low-pass filter option selected.
- Low-pass filter characteristics match those of other Freescale accelerometer devices. Cutoff frequencies shown are -4dB referenced to 0 Hz response, to correspond with previous specifications.




Figure 2-1 Power-Up Timing




Figure 2-2 Power Supply Coupling - DAC Outputs





Figure 2-3 CS Reset Timing

PACKAGE DIMENSIONS



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICAL (L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: 20LD SOIC W/B, 1.27 PITCH 7.5 X 12.8, ACCLEROMETER		DOCUMENT NO): 98ASB17933C	REV: C
		CASE NUMBER	R: 475A-02	06 JUL 2006
CASE-OUTLINE	STANDARD: NO	N-JEDEC		

PACKAGE DIMENSIONS

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. DIMENSIONS ARE IN MILLIMETERS.
- A THIS DIMENSION DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15(0.006) PER SIDE.
- THIS DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSION ALLOWABLE DAM BAR PROTRUSION SHALL BE 0.13(0.005) TOTAL IN EXCESS OF THIS DIMENSION AT MAXIMUM MATERIAL CONDITION.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: 20LD SOIC W/B, 1.	27 PITCH	DOCUMENT NO): 98ASB17933C	REV: C
7. 5 X 12. 8, ACCLEROMETER CASE-OUTLINE		CASE NUMBER	R: 475A−02	06 JUL 2006
		STANDARD: NO	N-JEDEC	

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc., 2008. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

 $For information on Freescale's \ Environmental \ Products \ program, go to \ http://www.freescale.com/epp.$

