


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	60			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V	0.028		
Q _g (Max.) (nC)	67			
Q _{gs} (nC)	18			
Q _{gd} (nC)	25			
Configuration	Sing	le		



FEATURES

- Advanced Process Technology
- Surface Mount (IRFZ44S, SiHFZ44S)
- Low-Profile Through-Hole (IRFZ44L, SiHFZ44L)
- 175 °C Operating Temperature
- · Fast Switching
- · Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay utilize advanced processing techniques to achieve extermely low on resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that power MOSFETs are well known for, provides the designer with an extermely efficient reliabel deviece for use in a wide variety of applications.

The D²PAK is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and lowest possible on-resistance in any existing surface mount package. The D²PAK is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

The through-hole version (IRFZ44L/SiHFZ44L) is available for low profile applications.

ORDERING INFORMATION					
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)	I ² PAK (TO-262)	
Lead (Pb)-free IRFZ44SPbF		IRFZ44STRRPbFa	IRFZ44STRLPbFa	IRFZ44LPbF	
Sil	SiHFZ44S-E3	SiHFZ44STR-E3a	SiHFZ44STL-E3a	SiHFZ44L-E3	
SnPb	IRFZ44S	IRFZ44STRR ^a	IRFZ44STRL ^a	IRFZ44L	
SIIFD	SiHFZ44S	SiHFZ44STR ^a	SiHFZ44STL ^a	SiHFZ44L	

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS To	_C = 25 °C, u	nless otherw	vise noted		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage ^f			V_{DS}	60	V
Gate-Source Voltagef			V_{GS}	± 20	7 °
Continuous Drain Current ^e	V_{GS} at 10 V T_{C}	T _C = 25 °C T _C = 100 °C	- I _D	50	
Continuous Drain Current		T _C = 100 °C		36	A
Pulsed Drain Current ^{a, e}	, , ,		I _{DM}	200	
Linear Derating Factor				1.0	W/°C
Single Pulse Avalanche Energy ^b			E _{AS}	100	mJ
Maximum Power Dissipation	T _A = 25 °C		P _D	3.7	W
	T _C = 25 °C			150	
Peak Diode Recovery dV/dtc, f		dV/dt	4.5	V/ns	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 175	°C	
Soldering Recommendations (Peak Temperature ^d)	for	10 s	v	300	7

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. $V_{DD} = 25 \text{ V}$; starting $T_J = 25 \,^{\circ}\text{C}$, $L = 44 \,\mu\text{H}$, $R_G = 25 \,\Omega$, $I_{AS} = 51 \,\text{A}$ (see fig. 12).
- c. $I_{SD} \le 51$ A, $dI/dt \le 250$ A/ μ s, $V_{DD} \le V_{DS}$, $T_J \le 175$ °C.
- d. 1.6 mm from case.
- e. Calculated continuous current based on maximum allowable junction temperature.
- f. Uses IRFZ44/SiHFZ44 data and test conditions.
- * Pb containing terminations are not RoHS compliant, exemptions may apply

IRFZ44S, IRFZ44L, SiHFZ44S, SiHFZ44L

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient (PCB Mounted, steady-state) ^a	R _{thJA}	-	40	°C/W	
Maximum Junction-to-Case	R _{thJC}	-	1.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).


SPECIFICATIONS T _J = 25 °C, t				MIN.	ı	1	
PARAMETER	SYMBOL	TES	TEST CONDITIONS		TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V_{DS}	V _{GS} = 0 V, I _D = 250 μA		60	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	Reference to 25 °C, I _D = 1 mA		0.06	-	V/°C
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu A$		2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V		-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =	V _{DS} = 60 V, V _{GS} = 0 V		-	25	μΑ
2010 date Voltage Brain Garrent	פפטי	$V_{DS} = 48 V$	$V_{GS} = 0 \text{ V}, T_{J} = 150 ^{\circ}\text{C}$	-	-	250	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 31 A ^b	-	-	0.028	Ω
Forward Transconductance	9 _{fs}	V _{DS} = 25 V, I _D = 31 A ^b		15	-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ f = 1.0 MHz, see fig. 5 ^d		-	1900	-	
Output Capacitance	C _{oss}			-	920	-	pF
Reverse Transfer Capacitance	C_{rss}			-	170	-	
Total Gate Charge	Q_g		I _D = 51 A, V _{DS} = 48 V, see fig. 6 and 13 ^b	-	-	67	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V		-	-	18	
Gate-Drain Charge	Q_gd			-	-	25	
Turn-On Delay Time	t _{d(on)}	$V_{DD} = 30 \text{ V}, I_D = 51 \text{ A},$ $r_G = 9.1 \Omega, r_D = 0,55 \Omega,$ see fig. 10^b		-	14	-	ns
Rise Time	t _r			-	110	-	
Turn-Off Delay Time	t _{d(off)}			-	45	-	
Fall Time	t _f			-	92	-	
Internal Source Inductance	L _S	Between lead, and center of die contact		-	7.5	-	nΗ
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	50 ^d	^
Pulsed Diode Forward Current ^a	I _{SM}			-	-	200	- A
Body Diode Voltage	V_{SD}	T _J = 25 °C, I _S = 51 A, V _{GS} = 0 V ^b		-	-	2.5	٧
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 {}^{\circ}\text{C}, I_F = 51 \text{A}, \text{dI/dt} = 100 \text{A/}\mu\text{s}^{\text{b}, \text{d}}$		-	120	180	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	530	800	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by			y L _S and I	L _D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.
- c. Uses IRFZ44/SiHFZ44 data and test conditions.
- d. Calculated continuous current based on maximum allowable junction temperature.

Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



V_{DS}, Drain-to-Source Voltage (volts)







Fig. 2 - Typical Output Characteristics



V_{GS}, Gate-to-Source Voltage (volts)

Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

IRFZ44S, IRFZ44L, SiHFZ44S, SiHFZ44L

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit





* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91293.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com