


## N-Channel 100-V (D-S) 175 °C MOSFET

PRODUCT SUMMARY		
$V_{(BR)DSS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
100	0.0105 at $V_{GS} = 10$ V	85 <sup>a</sup>
	0.012 at $V_{GS} = 4.5$ V	



**FEATURES**

- TrenchFET<sup>®</sup> Power MOSFET
- 175 °C Maximum Junction Temperature


 Available  
**RoHS\***  
 COMPLIANT

**TO-220AB**

 Top View  
 SUP85N10-10

DRAIN connected to TAB

**TO-263**

 Top View  
 SUB85N10-10


N-Channel MOSFET

**ORDERING INFORMATION**

Package	Tin/Lead Plated	Lead (Pb)-free
TO-220AB	SUP85N10-10	SUP85N10-10-E3
TO-263	SUB85N10-10	SUB85N10-10-E3

**ABSOLUTE MAXIMUM RATINGS**  $T_A = 25$  °C, unless otherwise noted

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	
Continuous Drain Current ( $T_J = 150$ °C)	$I_D$	$T_C = 25$ °C	85 <sup>a</sup>
		$T_C = 125$ °C	60 <sup>a</sup>
Pulsed Drain Current	$I_{DM}$	240	A
Avalanche Current	$I_{AS}$	75	
Single Pulse Avalanche Energy <sup>b</sup>	$E_{AS}$	280	mJ
Maximum Power Dissipation <sup>b</sup>	$P_D$	$T_C = 25$ °C (TO-220AB and TO-263)	250 <sup>c</sup>
		$T_A = 25$ °C (TO-263) <sup>d</sup>	3.75
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	- 55 to 175	°C

**THERMAL RESISTANCE RATINGS**

Parameter	Symbol	Limit	Unit
Junction-to-Ambient	$R_{thJA}$	PCB Mount (TO-263) <sup>d</sup>	40
		Free Air (TO-220AB)	62.5
Junction-to-Case	$R_{thJC}$	0.6	°C/W

Notes:

- Package limited.
- Duty cycle  $\leq 1$  %.
- See SOA curve for voltage derating.
- When mounted on 1" square PCB (FR-4 material).

\* Pb containing terminations are not RoHS compliant, exemptions may apply.


<b>SPECIFICATIONS</b> $T_J = 25\text{ }^\circ\text{C}$ , unless otherwise noted						
Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	100			V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	1		3	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$			1	$\mu\text{A}$
		$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}, T_J = 125\text{ }^\circ\text{C}$			50	
		$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}, T_J = 175\text{ }^\circ\text{C}$			250	
On-State Drain Current <sup>a</sup>	$I_{D(on)}$	$V_{DS} \geq 5\text{ V}, V_{GS} = 10\text{ V}$	120			A
Drain-Source On-State Resistance <sup>a</sup>	$r_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 30\text{ A}$		0.0085	0.0105	$\Omega$
		$V_{GS} = 4.5\text{ V}, I_D = 20\text{ A}$		0.010	0.0012	
		$V_{GS} = 10\text{ V}, I_D = 30\text{ A}, T_J = 125\text{ }^\circ\text{C}$			0.017	
		$V_{GS} = 10\text{ V}, I_D = 30\text{ A}, T_J = 175\text{ }^\circ\text{C}$			0.022	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 15\text{ V}, I_D = 30\text{ A}$	25			S
<b>Dynamic<sup>b</sup></b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}, f = 1\text{ MHz}$		6550		$\text{pF}$
Output Capacitance	$C_{oss}$			665		
Reverse Transfer Capacitance	$C_{rss}$			265		
Total Gate Charge <sup>c</sup>	$Q_g$	$V_{DS} = 50\text{ V}, V_{GS} = 10\text{ V}, I_D = 85\text{ A}$		105	160	$\text{nC}$
Gate-Source Charge <sup>c</sup>	$Q_{gs}$			17		
Gate-Drain Charge <sup>c</sup>	$Q_{gd}$			23		
Turn-On Delay Time <sup>c</sup>	$t_{d(on)}$	$V_{DD} = 50\text{ V}, R_L = 0.6\text{ }\Omega$ $I_D \cong 85\text{ A}, V_{GEN} = 10\text{ V}, R_g = 2.5\text{ }\Omega$		12	25	$\text{ns}$
Rise Time <sup>c</sup>	$t_r$			90	135	
Turn-Off Delay Time <sup>c</sup>	$t_{d(off)}$			55	85	
Fall Time <sup>c</sup>	$t_f$			130	195	
<b>Source-Drain Diode Ratings and Characteristics (<math>T_C = 25\text{ }^\circ\text{C}</math>)<sup>b</sup></b>						
Continuous Current	$I_S$				85	A
Pulsed Current	$I_{SM}$				240	
Forward Voltage <sup>a</sup>	$V_{SD}$	$I_F = 85\text{ A}, V_{GS} = 0\text{ V}$		1.0	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_F = 50\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$		85	140	ns
Peak Reverse Recovery Current	$I_{RM(REC)}$			4.5	7	A
Reverse Recovery Charge	$Q_{rr}$			0.17	0.35	$\mu\text{C}$

**Notes:**


- Pulse test; pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$ .
- Guaranteed by design, not subject to production testing.
- Independent of operating temperature.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**TYPICAL CHARACTERISTICS**  $T_A = 25\text{ }^\circ\text{C}$ , unless otherwise noted




$V_{GS} = 10$  thru  $6\text{ V}$   
5 V  
4 V  
3 V  
 $V_{DS}$  – Drain-to-Source Voltage (V)  
**Output Characteristics**




$T_C = 125\text{ }^\circ\text{C}$   
25  $^\circ\text{C}$   
-55  $^\circ\text{C}$   
 $V_{GS}$  – Gate-to-Source Voltage (V)  
**Transfer Characteristics**




$T_C = -55\text{ }^\circ\text{C}$   
25  $^\circ\text{C}$   
125  $^\circ\text{C}$   
 $I_D$  – Drain Current (A)  
**Transconductance**



$V_{GS} = 4.5\text{ V}$   
 $V_{GS} = 10\text{ V}$   
 $I_D$  – Drain Current (A)  
**On-Resistance vs. Drain Current**







$C_{iss}$   
 $C_{rss}$   
 $C_{oss}$   
 $V_{DS}$  – Drain-to-Source Voltage (V)  
**Capacitance**




$V_{GS}$  – Gate-to-Source Voltage (V)  
 $Q_g$  – Total Gate Charge (nC)  
**Gate Charge**


**TYPICAL CHARACTERISTICS**  $T_A = 25\text{ }^\circ\text{C}$ , unless otherwise noted




**THERMAL RATINGS**



**Maximum Avalanche and Drain Current vs. Case Temperature**



**Safe Operating Area**



**Normalized Thermal Transient Impedance, Junction-to-Case**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?71141>.



## Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.