P3C1256 HIGH SPEED 32K x 8 3.3V STATIC CMOS RAM



FEATURES

- 3.3V Power Supply
- High Speed (Equal Access and Cycle Times)
 - 12/15/20/25 ns (Commercial)
 - 15/20/25 ns (Industrial)
- Low Power
- Single 3.3 Volts ±0.3 Volts Power Supply
- Easy Memory Expansion Using CE and OE Inputs

- Common Data I/O
- Three-State Outputs
- **■** Fully TTL Compatible Inputs and Outputs
- Advanced CMOS Technology
- Automatic Power Down
- Packages—28-Pin TSOP and SOJ



DESCRIPTION

The P3C1256 is a 262,144-bit high-speed CMOS static RAM organized as 32Kx8. The CMOS memory requires no clocks or refreshing, and has equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single 3.3V± 0.3V tolerance power supply.


Access times as fast as 12 nanoseconds permit greatly enhanced system operating speeds. CMOS is utilized to reduce power consumption to a low level. The P3C1256 is a member of a family of PACE RAM™ products offering fast access times.

The P3C1256 device provides asynchronous operation with matching access and cycle times. Memory locations are specified on address pins A_0 to A_{14} . Reading is accomplished by device selection ($\overline{\text{CE}}$ and output enabling ($\overline{\text{OE}}$) while write enable ($\overline{\text{WE}}$) remains HIGH. By presenting the address under these conditions, the data in the addressed memory location is presented on the data input/output pins. The input/output pins stay in the HIGH Z state when either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is HIGH or $\overline{\text{WE}}$ is LOW.


Package options for the P3C1256 include 28-pin TSOP and SOJ packages.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS





RECOMMENDED OPERATING TEMPERATURE & SUPPLY VOLTAGE

| Temperature Range (Ambient) | Supply Voltage |
|-----------------------------|------------------------------|
| Commercial (0°C to 70°C) | $3.0V \le V_{CC} \le 3.6V$ |
| Industrial (-40°C to 85°C) | 3.0 ≤ V _{CC} ≤ 3.6V |

MAXIMUM RATINGS(1)

Stresses greater than those listed can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of this data sheet. Exposure to Maximum Ratings for extended periods can adversely affect device reliability.

| Symbol | Parameter | Min | Max | Unit |
|-------------------|---|------|-----------------------|------|
| V _{cc} | Supply Voltage with Respect to GND | -0.5 | 7.0 | V |
| V _{TERM} | Terminal Voltage with Respect to GND (up to 7.0V) | -0.5 | V _{CC} + 0.5 | V |
| T _A | Operating Ambient Temperature | -40 | 85 | °C |
| S _{TG} | Storage Temperature | -55 | 125 | °C |
| I _{OUT} | Output Current into Low Outputs | | 25 | mA |
| I _{LAT} | Latch-up Current | >200 | | mA |

DC ELECTRICAL CHARACTERISTICS

(Over Recommended Operating Temperature & Supply Voltage)(2)

| Symbol | Parameter | Test Conditions | Min | Max | Unit |
|------------------|---|--|---------------------|-----------------------|--------|
| V _{OH} | Output High Voltage (I/O ₀ - I/O ₇) | $I_{OH} = -4 \text{mA}, V_{CC} = 3.0 \text{V}$ | 2.4 | | V |
| V _{OL} | Output Low Voltage (I/O ₀ - I/O ₈) | I _{OL} = 8 mA I _{OL} = 10 mA | | 0.4 0.5 | V V |
| V _{IH} | Input High Voltage | | 2.2 | V _{CC} + 0.3 | V |
| V _{IL} | Input Low Voltage | | -0.5 ⁽³⁾ | 0.8 | V |
| I _{LI} | Input Leakage Current | $GND \le V_{IN} \le V_{CC}$ | -5 | +5 | μΑ |
| I _{LO} | Output Leakage Current | $\frac{GND \le V_{OUT} \le V_{CC}}{CE = V_{CC}}$ | -5 | +5 | μA |
| I _{SB} | V _{cc} Current TTL Standby Current | $V_{CC} = 3.6V$, $I_{OUT} = 0$ mA $\overline{CE} = V_{CC}$ | | 20 | mA |
| I _{SB1} | V _{cc} Current CMOS Standby Current | $V_{CC} = 3.6V$, $I_{OUT} = 0$ mA $\overline{CE} = V_{CC}$ | | 3 | mA |

CAPACITANCES⁽⁴⁾

 $(V_{CC} = 5.0V, T_A = 25^{\circ}C, f = 1.0 MHz)$

| Symbol | Parameter | Test Conditions | Max | Unit |
|------------------|--------------------|-----------------------|-----|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 10 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 10 | pF |

POWER DISSIPATION CHARACTERISTICS VS. SPEED

| Symbol | Parameter | Temperature Range | Test Conditions | -12 | -15 | -20 | -25 | Unit |
|--------|---------------------------|----------------------|--------------------|-----|-----|-----|-----|------|
| | Dynamic Operating Current | Commercial | * | 110 | 100 | 95 | 90 | mA |
| 'cc | Dynamic operating ourient | Industrial | * | N/A | 115 | 110 | 105 | mA |


^{*}Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously enabled for writing, i.e., $\overline{\text{CE}}$, and $\overline{\text{WE}} \leq \text{V}_{\text{L}}$ (max), $\overline{\text{OE}}$ is high. Switching inputs are 0V and 3V

AC ELECTRICAL CHARACTERISTICS - READ CYCLE


(Over Recommended Operating Temperature & Supply Voltage)

| Cumbal | Parameter | -1 | 12 | | 15 | -2 | 20 | -2 | 25 | Unit |
|------------------|-------------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Min | Max | Oilit |
| t _{RC} | Read Cycle Time | 12 | | 15 | | 20 | | 25 | | ns |
| t _{AA} | Address Access Time | | 12 | | 15 | | 20 | | 25 | ns |
| t _{AC} | Chip Enable Access Time | | 12 | | 15 | | 20 | | 25 | ns |
| t _{oh} | Output Hold from Address Change | 2 | | 2 | | 2 | | 2 | | ns |
| t _{LZ} | Chip Enable to Output in Low Z | 2 | | 2 | | 2 | | 2 | | ns |
| t _{HZ} | Chip Disable to Output in High Z | | 7 | | 8 | | 9 | | 10 | ns |
| t _{oe} | Output Enable Low to Data Valid | | 7 | | 9 | | 11 | | 12 | ns |
| t _{OLZ} | Output Enable Low to Low Z | 0 | | 0 | | 0 | | 0 | | ns |
| t _{OHZ} | Output Enable High to High Z | | 6 | | 7 | | 9 | | 10 | ns |
| t _{PU} | Chip Enable to Power Up Time | 0 | | 0 | | 0 | | 0 | | ns |
| t _{PD} | Chip Disable to Power Down Time | | 12 | | 15 | | 20 | | 20 | ns |


TIMING WAVEFORM OF READ CYCLE NO. 1 (OE CONTROLLED)(5)



TIMING WAVEFORM OF READ CYCLE NO. 2 (ADDRESS CONTROLLED)(5,6)



TIMING WAVEFORM OF READ CYCLE NO. 3 (CE CONTROLLED)(5,7)



Notes:


- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with $V_{\rm L}$ and $I_{\rm L}$ not more negative than $-3.0{\rm V}$ and $-100{\rm mA}$, respectively, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.
- 5. WE is HIGH for READ cycle.
- 6. $\overline{\text{CE}}$ is LOW and $\overline{\text{OE}}$ is LOW for READ cycle.
- 7. ADDRESS must be valid prior to, or coincident with $\overline{\text{CE}}$ transition LOW.
- Transition is measured ± 200 mV from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.
- Read Cycle Time is measured from the last valid address to the first transitioning address.

AC CHARACTERISTICS—WRITE CYCLE

(Over Recommended Operating Temperature & Supply Voltage)

| Cumbal | Dovementor | -1 | 12 | | 15 | -2 | 20 | -2 | 25 | Unit |
|-----------------|-------------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Min | Max | Ullit |
| t _{wc} | Write Cycle Time | 12 | | 15 | | 20 | | 25 | | ns |
| t _{cw} | Chip Enable Time to End of Write | 10 | | 12 | | 15 | | 18 | | ns |
| t _{AW} | Address Valid to End of Write | 10 | | 12 | | 15 | | 18 | | ns |
| t _{AS} | Address Set-up Time | 0 | | 0 | | 0 | | 0 | | ns |
| t_{WP} | Write Pulse Width | 9 | | 11 | | 15 | | 18 | | ns |
| t _{AH} | Address Hold Time | 0 | | 0 | | 0 | | 0 | | ns |
| t _{DW} | Data Valid to End of Write | 8 | | 10 | | 12 | | 15 | | ns |
| t _{DH} | Data Hold Time | 0 | | 0 | | 0 | | 0 | | ns |
| t _{wz} | Write Enable to Output in High Z | | 7 | | 8 | | 10 | | 11 | ns |
| t _{ow} | Output Active from End of Write | 3 | | 3 | | 3 | | 3 | | ns |


TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(10,11)



Notes:

- 10. $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must be LOW for WRITE cycle.
- 11. OE is LOW for this WRITE cycle to show t_{wz} and t_{ow}.
 12. If CE goes HIGH simultaneously with WE HIGH, the output remains
- in a high impedance state
- 13. Write Cycle Time is measured from the last valid address to the first transitioning address.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (Œ CONTROLLED)(10)



DATA OUT(11) HIGH IMPEDANCE

AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
|-------------------------------|---------------------|
| Input Rise and Fall Times | 3ns |
| Input Timing Reference Level | 1.5V |
| Output Timing Reference Level | 1.5V |
| Output Load | See Figures 1 and 2 |

TRUTH TABLE

| Mode | Œ | ŌĒ | WE | I/O | Power |
|---------------------------|---|----|----|------------------|---------|
| Standby | Н | Х | Х | High Z | Standby |
| Standby | X | Х | Х | High Z | Standby |
| D _{OUT} Disabled | L | Н | Н | High Z | Active |
| Read | L | L | Н | D _{out} | Active |
| Write | L | Х | L | High Z | Active |




Figure 1. Output Load

Figure 2. Thevenin Equivalent

Note:

Because of the ultra-high speed of the P3C1256, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the $V_{\rm cc}$ and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between $V_{\rm cc}$ and ground. To avoid signal

reflections, proper termination must be used; for example, a 50Ω test environment should be terminated into a 50Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116Ω resistor must be used in series with D_{OUT} to match 166Ω (Thevenin Resistance).

 $R_{TH} = 167.2\Omega$ $V_{TH} = 1.72 V$ $V_{TH} = 1.72 V$ $V_{TH} = 1.72 V$ $V_{TH} = 1.72 V$ $V_{TH} = 1.72 V$


^{*} including scope and test fixture.

DATA RETENTION CHARACTERISTICS


| Symbol | Parameter | Test Conditons | Min | Ty V _{cc} | ; = | V _c | ax c = | Unit |
|-------------------|--------------------------------------|--|-------------------|-----------------------|------|----------------|-----------|------|
| | | | | 2.0V | 3.0V | 2.0V | 3.0V | |
| V_{DR} | V _{cc} for Data Retention | | 2.0 | | | | | V |
| I _{CCDR} | Data Retention Current | $\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2\text{V},$ | | 10 | 15 | 600 | 900 | μΑ |
| t _{CDR} | Chip Deselect to Data Retention Time | $V_{IN} \ge V_{CC} - 0.2V$ | 0 | | | | | ns |
| t _R † | Operation Recovery Time | or V _{IN} ≤ 0.2V | t _{RC} § | | | | | ns |

 $T_{\Delta} = +25^{\circ}C$

DATA RETENTION WAVEFORM



TSOP PIN CONFIGURATION




 $[\]St_{RC}$ = Read Cycle Time

 $^{^{\}scriptscriptstyle \dagger}$ This parameter is guaranteed but not tested.



ORDERING INFORMATION




SELECTION GUIDE


The P3C1256 is available in the following temperature, speed and package options.


| Temperature | Temperature Speed Speed | | | | | |
|-------------|-------------------------|-------|-------|-------|-------|--|
| Range | Package | 12 | 15 | 20 | 25 | |
| Commercial | TSOP | -12TC | -15TC | -20TC | -25TC | |
| | Plastic SOJ | -12JC | -15JC | -20JC | -25JC | |
| Industrial | TSOP | N/A | -15TI | -20TI | -25TI | |
| | Plastic SOJ | N/A | -15JI | -20JI | -25JI | |

N/A = Not Available


| Pkg# | J5 | | | | |
|--------|-------------|---------|--|--|--|
| # Pins | 28 (30 | 00 mil) | | | |
| Symbol | Min | Max | | | |
| Α | 0.120 | 0.148 | | | |
| A1 | 0.078 | - | | | |
| b | 0.014 | 0.020 | | | |
| С | 0.007 | 0.011 | | | |
| D | 0.700 | 0.730 | | | |
| е | 0.050 | BSC | | | |
| E | 0.335 | BSC | | | |
| E1 | 0.292 0.300 | | | | |
| E2 | 0.267 BSC | | | | |
| Q | 0.025 - | | | | |







| Pkg# | T1 | |
|----------------|-----------|-------|
| # Pins | 28 | |
| Symbol | Min | Max |
| Α | 0.039 | 0.047 |
| A ₂ | 0.036 | 0.040 |
| b | 0.007 | 0.011 |
| D | 0.461 | 0.469 |
| Е | 0.311 | 0.319 |
| е | 0.022 BSC | |
| H_D | 0.520 | 0.535 |





REVISIONS

DOCUMENT NUMBER: SRAM122 **DOCUMENT TITLE**: P3C1256 HIGH SPEED 32K x 8 3.3V STATIC CMOS RAM **ISSUE** ORIG. OF REV. **DESCRIPTION OF CHANGE** CHANGE DATE OR 1997 DAB New Data Sheet Change logo to Pyramid Α Oct-05 JDB В Aug-06 JDB Updated SOJ package information