

## 128Kx8 Autostore nvSRAM With Real-Time Clock

## **FEATURES**

- nvSRAM Combined With Integrated Real-Time Clock Functions (RTC, Watchdog Timer, Clock Alarm, Power Monitor)
- Capacitor or Battery Backup for RTC
- 25, 45 ns Read Access & R/W Cycle Time
- Unlimited Read/Write Endurance
- Automatic Non-volatile STORE on Power Loss
- Non-Volatile STORE Under Hardware or Software Control
- Automatic RECALL to SRAM on Power Up
- Unlimited RECALL Cycles
- 200K STORE Cycles
- 20-Year Non-volatile Data Retention
- Single 3 V +20%, -10% Power Supply
- Commercial and Industrial Temperatures
- 48-pin 300-mil SSOP Package (RoHS-Compliant)

#### DESCRIPTION


The Simtek STK17TA8 combines a 1Mb non-volatile static RAM (nvSRAM) with a full-featured real-time clock in a reliable, monolithic integrated circuit.

The 1Mbit nvSRAM is a fast static RAM with a non-volatile Quantum Trap storage element included with each memory cell.


The SRAM provides the fast access & cycle times, ease of use and unlimited read & write endurance of a normal SRAM. Data transfers automatically to the non-volatile storage cells when power loss is detected (the STORE operation). On power up, data is automatically restored to the SRAM (the RECALL operation). Both STORE and RECALL operations are also available under software control.

The real time clock function provides an accurate clock with leap year tracking and a programmable, high accuracy oscillator. The Alarm function is programmable for one-time alarms or periodic minutes, hours, or days alarms. There is also a programmable watchdog timer for processor control.

## **BLOCK DIAGRAM**



## **Packages**





For detailed package size specifications, see page 26.

48-Pin SSOP

## **PIN DESCRIPTIONS**

Pin Name	I/O	Description
A <sub>16</sub> -A <sub>0</sub>	Input	Address: The 17 address inputs select one of 131,072 bytes in the nvSRAM array or one of 16 bytes in the clock register map
DQ <sub>7</sub> -DQ <sub>0</sub>	I/O	Data: Bi-directional 8-bit data bus for accessing the nvSRAM and RTC
Ē	Input	Chip Enable: The active low $\overline{E}$ input selects the device
W	Input	Write Enable: The active low $\overline{W}$ enables data on the DQ pins to be written to the address location selected on the falling edge of $\overline{E}$
G	Input	Output Enable: The active low $\overline{G}$ input enables the data output buffers during read cycles. De-asserting $\overline{G}$ high caused the DQ pins to tri-state.
X <sub>1</sub>	Output	Crystal Connection, drives crystal on startup
X <sub>2</sub>	Input	Crystal Connection for 32.768 kHz crystal
V <sub>RTCcap</sub>	Power Supply	Capacitor supplied backup RTC supply voltage (Left unconnected if V <sub>RTCbat</sub> is used)
V <sub>RTCbat</sub>	Power Supply	Battery supplied backup RTC supply voltage (Left unconnected if V <sub>RTCcap</sub> is used)
V <sub>CC</sub>	Power Supply	Power: 3.0V, +20%, -10%
HSB	I/O	Hardware Store Busy: When low this output indicates a Store is in progress. When pulled low external to the chip, it will initiate a nonvolatile STORE operation. A weak pull up resistor keeps this pin high if not connected. (Connection Optional).
INT	Output	Interrupt Control: Can be programmed to respond to the clock alarm, the watchdog timer and the power monitor. Programmable to either active high (push/pull) or active low (open-drain)
V <sub>CAP</sub>	Power Supply	Autostore Capacitor: Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile storage elements.
V <sub>SS</sub>	Power Supply	Ground
(Blank)	No Connect	Unlabeled pins have no internal connections.



#### **ABSOLUTE MAXIMUM RATINGS**

Voltage on Input Relative to Ground	–0.5V to 4.1V
Voltage on Input Relative to V <sub>SS</sub>	$-0.5V$ to $(V_{CC} + 0.5V)$
Voltage on DQ <sub>0-7</sub> or HSB	$-0.5V$ to $(V_{CC} + 0.5V)$
Temperature under Bias	55°C to 125°C
Junction Temperature	55°C to 140°C
Storage Temperature	65°C to 150°C
Power Dissipation	1W
DC Output Current (1 output at a time, 1s dur	ration) 15mA

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RF (SSOP-48) PACKAGE THERMAL CHARACTERISTICS

 $\theta_{jc}$  6.2 C/W;  $\theta_{ja}$  51.1 [0fpm], 44.7 [200fpm], 41.8 C/W [500fpm].

## DC CHARACTERISTICS

 $(V_{CC} = 2.7V - 3.6V)$ 

OVALDOL	DADAMETED	СОММ	ERCIAL	INDU	STRIAL		NOTES
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I <sub>CC1</sub>	Average V <sub>CC</sub> Current						
			65 50		70 55	mA mA	t <sub>AVAV</sub> = 25ns t <sub>AVAV</sub> = 45ns Dependent on output loading and cycle rate. Values obtained without output loads.
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE		3		3	mA	All Inputs Don't Care, V <sub>CC</sub> = max Average current for duration of STORE cycle (t <sub>STORE</sub> )
I <sub>CC3</sub>	Average $V_{CC}$ Current at $t_{AVAV}$ = 200ns 3V, 25°C, Typical		10		10	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Other Inputs Cycling at CMOS Levels Dependent on output loading and cycle rate. Values obtained without output loads.
I <sub>CC4</sub>	Average V <sub>CAP</sub> Current during AutoStore™ Cycle		3		3	mA	All Inputs Don't Care Average current for duration of STORE cycle (t <sub>STORE</sub> )
I <sub>SB</sub>	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Levels)		3		3	mA	$\begin{split} E &\geq (V_{CC} \text{ -0.2V}) \\ \text{All Others } V_{IN} &\leq 0.2 \text{V or } \geq (V_{CC} \text{-0.2V}) \\ \text{Standby current level after nonvolatile} \\ \text{cycle complete} \end{split}$
I <sub>ILK</sub>	Input Leakage Current		±1		±1	μА	$V_{CC}$ = max $V_{IN}$ = $V_{SS}$ to $V_{CC}$
I <sub>OLK</sub>	Off-State Output Leakage Current		±1		±1	μА	$V_{CC}$ = max $V_{IN}$ = $V_{SS}$ to $V_{CC}$ , $\overline{E}$ or $\overline{G} \ge V_{IH}$
$V_{IH}$	Input Logic "1" Voltage	2.0	V <sub>CC</sub> + 0.5	2.0	V <sub>CC</sub> + 0.5	V	All Inputs
$V_{IL}$	Input Logic "0" Voltage	V <sub>SS</sub> -0.5	0.8	V <sub>SS</sub> -0.5	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	I <sub>OUT</sub> =-2mA (except HSB)
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 4mA
$T_A$	Operating Temperature	0	70	-40	85	°C	
V <sub>CC</sub>	Operating Voltage	2.7	3.6	2.7	3.6	V	3.0V +20%, -10%
$V_{CAP}$	Storage Capacitance	17	57	17	57	μF	Between $\rm V_{CAP}$ pin and $\rm V_{SS},5V$ rated.
$NV_C$	Nonvolatile STORE operations	200		200		K	-
DATA <sub>R</sub>	Data Retention	20		20		Years	@ 55 deg C

Note: The HSB pin has  $I_{OUT}$ =-10 uA for  $V_{OH}$  of 2.4 V, this parameter is characterized but not tested.

Note: The INT pin is open-drain and does not source or sink high current when Interrupt Register bit D3 is low.



## **AC TEST CONDITIONS**

Input Pulse Levels
Input Rise and Fall Times ≤ 5ns
Input and Output Timing Reference Levels 1.5V
Output Load

# **CAPACITANCE**<sup>b</sup> $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	7	pF	ΔV = 0 to 3V
C <sub>OUT</sub>	Output Capacitance	7	pF	ΔV = 0 to 3V

Note b: These parameters are guaranteed but not tested.9,9 /




Figure 1: AC Output Loading





Figure 2: AC Output Loading for Tristate Specs ( $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WLQZ}$ ,  $t_{WHQZ}$ ,  $t_{GLQX}$ ,  $t_{GHQZ}$ )



## RTC DC CHARACTERISTICS

Symbol	Parameter	Comm	nercial	Indu	strial	Units	Notes
Symbol	i arameter	Min	Max	Min	Max	Units	140163
Івак	RTC Backup Current	_	300	_	350	nA	From either VRTCcap or VRTCbat
VRTCbat	RTC Battery Pin Voltage	1.8	3.3	1.8	3.3	V	Typical = 3.0 Volts during normal operation
VRTCcap	RTC Capacitor Pin Voltage	1.2	2.7	1.2	2.7	V	Typical = 2.4 Volts during normal operation
toscs	RTC Oscillator	_	10	_	10	sec	@ MIN Temperature from Power up or Enable
10303	time to start	_	5	_	5	sec	@ 25°C from Power up or Enable

## RTC RECOMMENDED COMPONENT CONFIGURATION



Recommended Values

 $Y_1 = 32.768 \text{ KHz}$ 

RF = 10M Ohm

C<sub>1</sub> = 0 (install cap footprint, but leave unloaded)

 $C_2$  = 56 pF ± 10% (do not vary from this value)

**Figure 3. RTC Component Configuration** 




## SRAM READ CYCLES #1 & #2

NO.		SYMBOLS		PARAMETER	STK17	TA8-25	STK17TA8-45		UNITS
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	UNITS
1		t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		45	ns
2	t <sub>AVAV</sub> <sup>c</sup>	t <sub>ELEH</sub> c	t <sub>RC</sub>	Read Cycle Time	25		45		ns
3	t <sub>AVQV</sub> <sup>d</sup>	t <sub>AVQV</sub> <sup>d</sup>	t <sub>AA</sub>	Address Access Time		25		45	ns
4		t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		12		20	ns
5	t <sub>AXQX</sub> <sup>d</sup>	t <sub>AXQX</sub> <sup>d</sup>	t <sub>OH</sub>	Output Hold after Address Change	3		3		ns
6		t <sub>ELQX</sub>	t <sub>LZ</sub>	Address Change or Chip Enable to Output Active	3		3		ns
7		t <sub>EHQZ</sub> e	t <sub>HZ</sub>	Address Change or Chip Disable to Output Inactive		10		15	ns
8		t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		ns
9		t <sub>GHQZ</sub> e	t <sub>OHZ</sub>	Output Disable to Output Inactive		10		15	ns
10		t <sub>ELICCL</sub> b	t <sub>PA</sub>	Chip Enable to Power Active	0		0		ns
11		t <sub>EHICCH</sub> b	t <sub>PS</sub>	Chip Disable to Power Standby		25		45	ns


Note c:  $\overline{W}$  must be high during SRAM READ cycles.

Note d: Device is continuously selected with  $\overline{E}$  and  $\overline{G}$  both low Note e: Measured  $\pm$  200mV from steady state output voltage. Note f: HSB must remain high during READ and WRITE cycles.

## SRAM READ CYCLE #1: Address Controlled<sup>C,d,f</sup>



## SRAM READ CYCLE #2: E and G Controlled<sup>c,f</sup>






## **SRAM WRITE CYCLES #1 & #2**

NO		SYMBOLS		DADAMETED	STK17	TA8-25	STK17TA8-45		
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	UNITS
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	25		45		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	20		30		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		30		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	10		15		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		30		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		ns
20	t <sub>WLQZ</sub> e, g		t <sub>WZ</sub>	Write Enable to Output Disable		10		15	ns
21	t <sub>WHQX</sub>		t <sub>OW</sub>	Output Active after End of Write	3		3		ns


Note g:  $\underline{\text{If }\overline{\text{W}}\text{ is low}}$  when  $\overline{\text{E}}$  goes low, the outputs remain in the high-impedance state.

Note h:  $\overline{E}$  or  $\overline{W}$  must be  $\geq V_{IH}$  during address transitions.

## SRAM WRITE CYCLE #1: W Controlled<sup>g,h</sup>



## SRAM WRITE CYCLE #2: E Controlled<sup>g,h</sup>





## AutoStore™/POWER-UP RECALL


NO.	SYMBOLS		PARAMETER		STK17TA8		NOTES
NO.	Standard	Alternate	PARAMETER	MIN	MAX	ONITS	NOTES
22	t <sub>HRECALL</sub>		Power-up RECALL Duration		40	ms	i
23	t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		12.5	ms	j,k
24	V <sub>SWITCH</sub>		Low Voltage Trigger Level		2.65	V	
25	V <sub>CCRISE</sub>		V <sub>CC</sub> Rise Time	150		μS	

Note i:  $t_{HRECALL}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ 

Note j: If an SRAM WRITE has not taken place since the last nonvolatile cycle, no STORE will take place

Note k: Industrial Grade Devices require 15 ms MAX.

## AutoStore™/POWER-UP RECALL



Note: Read and Write cycles will be ignored during STORE, RECALL and while  $V_{CC}$  is below  $V_{SWITCH}$ 




## SOFTWARE-CONTROLLED STORE/RECALL CYCLEI,m

NO	Symbols			PARAMETER -		STK17TA8-35		STK17TA8-45		NOTES
NO.	E Cont	G Cont	Alternate	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
26	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>RC</sub>	STORE / RECALL Initiation Cycle Time	25		45		ns	m
27	t <sub>AVEL</sub>	t <sub>AVGL</sub>	t <sub>AS</sub>	Address Set-up Time	0		0		ns	
28	t <sub>ELEH</sub>	t <sub>GLGH</sub>	t <sub>CW</sub>	Clock Pulse Width	20		30		ns	
29	t <sub>EHAX</sub>	t <sub>GHAX</sub>		Address Hold Time	1		1		ns	
30	t <sub>RECALL</sub>	t <sub>RECALL</sub>		RECALL Duration		100		100	μS	


Note I: The software sequence is clocked on the falling edge of  $\overline{E}$  controlled READs or  $\overline{G}$  controlled READs

Note m: The six consecutive addresses must be read in the order listed in the Software STORE/RECALL Mode Selection Table. W must be high during all six consecutive cycles.

## **SOFTWARE STORE/RECALL CYCLE:** E CONTROLLED<sup>m</sup>



## **SOFTWARE STORE/RECALL CYCLE:** G CONTROLLED<sup>m</sup>






## HARDWARE STORE CYCLE

	SYMI	BOLS	PARAMETER	STK1	7TA8	UNITS	NOTES
	Standard	Alternate	PARAMETER	MIN	MAX	UNITS	NOTES
31	t <sub>DELAY</sub>	t <sub>HLQZ</sub>	Hardware STORE to SRAM Disabled	1	70	μS	n
32	t <sub>HLHX</sub>		Hardware STORE Pulse Width	15		ns	

Note n: On a hardware STORE initiation, SRAM operation continues to be enabled for time tDELAY to allow read/write cycles to complete

## HARDWARE STORE CYCLE




## **Soft Sequence Commands**

NO.	SYMBOLS	PARAMETER	STK17TA8		UNITS	NOTES
	Standard		MIN	MAX		
34	t <sub>SS</sub>	Soft Sequence Processing Time		70	μS	о,р

#### Notes:

- o: This is the amount of time that it takes to take action on a soft sequence command. Vcc power must remain high to effectively register command.
- p: Commands like Store and Recall lock out I/O until operation is complete which further increases this time. See specific command.





## **MODE SELECTION**

Ē	w	Ισ	A <sub>16</sub> -A <sub>0</sub>	Mode	I/O	Power	Notes
Н	Х	Х	Х	Not Selected	Output High Z	Standby	
L	Н	L	Х	Read SRAM	Output Data	Active	
L	L	Х	Х	Write SRAM	Input Data	Active	
L	Н	L	0x04E38 0x0B1C7 0x083E0 0x07C1F 0x0703F	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM	Output Data Output Data Output Data Output Data Output Data	Active	q,r,s
			0x08FC0	Nonvolatile Store	Output High Z	I <sub>CC2</sub>	
L	Н	L	0x04E38 0x0B1C7 0x083E0 0x07C1F 0x0703F 0x04C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active	q.r,s

#### Notes



q: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

r: While there are 17 addresses on the STK17TA8, only the lower 16 are used to control software modes

s: I/O state depends on the state of  $\overline{G}$ . The I/O table shown assumes  $\overline{G}$  low

## **nvSRAM OPERATION**

## **nvSRAM**

The STK17TA8 nvSRAM is made up of two functional components paired in the same physical cell. These are the SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates like a standard fast static RAM. Data in the SRAM can be transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture allows all cells to be stored and recalled in parallel. During the STORE and RECALL operations SRAM READ and WRITE operations are inhibited. The STK17TA8 supports unlimited read and writes like a typical SRAM. In addition, it provides unlimited RECALL operations from the nonvolatile cells and up to 200K STORE operations.

#### **SRAM READ**

The STK17TA8 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are low while  $\overline{W}$  and  $\overline{HSB}$  are high. The address specified on pins  $A_{0-16}$  determine which of the 131,072 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVQV}$  (READ cycle #1). If the READ is initiated by  $\overline{E}$  and  $\overline{G}$ , the outputs will be valid at  $t_{ELQV}$  or at  $t_{GLQV}$ , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the  $t_{AVQV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought high, or  $\overline{W}$  and  $\overline{HSB}$  is brought low.




Figure 4: AutoStore Mode

#### **SRAM WRITE**

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low and HSB is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins DQ0-7 will be written into memory if it is valid  $t_{DVWH}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{DVEH}$  before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left low, internal circuitry will turn off the output buffers  $t_{WLQZ}$  after  $\overline{W}$  goes low.

#### **AutoStore OPERATION**

The STK17TA8 stores data to nvSRAM using one of three storage operations. These three operations are Hardware Store (activated by HSB), Software Store (activated by an address sequence), and AutoStore (on power down).

AutoStore operation, a unique feature of Simtek QuanumTrap technology is a standard feature on the STK17TA8.

During normal operation, the device will draw current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part will automatically disconnect the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation will be initiated with power provided by the  $V_{CAP}$  capacitor.

Figure 4 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic store operation. Refer to the DC CHARACTERISTICS table for the size of the capacitor. The voltage on the  $V_{CAP}$  pin is driven to 5V by a charge pump internal to the chip. A pull up should be placed on  $\overline{W}$  to hold it inactive during power up.

To reduce unneeded nonvolatile stores, AutoStore and Hardware Store operations will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation



has taken place. The  $\overline{\text{HSB}}$  signal can be monitored by the system to detect an AutoStore cycle is in progress.

## HARDWARE STORE (HSB) OPERATION

The STK17TA8 provides the HSB pin for controlling and acknowledging the STORE operations. The HSB pin can be used to request a hardware STORE cycle. When the HSB pin is driven low, the STK17TA8 will conditionally initiate a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle will only begin if a WRITE to the SRAM took place since the last STORE or RECALL cycle. The HSB pin has a very resistive pullup and is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress. This pin should be externally pulled up if it is used to drive other inputs.

SRAM READ and WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the STORE operation is initiated. After HSB goes low, the STK17TA8 will continue to allow SRAM operations for t<sub>DELAY</sub>. During t<sub>DELAY</sub>, multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low, it will be allowed a time, t<sub>DELAY</sub>, to complete. However, any SRAM WRITE cycles requested after HSB goes low will be inhibited until HSB returns high.

If HSB is not used, it should be left unconnected.

## **HARDWARE RECALL (POWER-UP)**

During power up or after any low-power condition ( $V_{CC}$ < $V_{SWITCH}$ ), an internal RECALL request will be latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle will automatically be initiated and will take  $t_{HRECALL}$  to complete.

#### SOFTWARE STORE

Data can be transferred from the SRAM to the non-volatile memory by a software address sequence. The STK17TA8 software STORE cycle is initiated by executing sequential  $\overline{E}$  controlled or  $\overline{G}$  controlled READ cycles from six specific address locations in exact order. During the STORE cycle, previous data is erased and then the new data is programmed into the nonvolatile elements. Once a STORE cycle is initiated, further memory inputs and outputs are disabled until the cycle is completed.

To initiate the software STORE cycle, the following READ sequence must be performed:

1 Read Address	0x4E38	Valid READ
2 Read Address	0xB1C7	Valid READ
3 Read Address	0x83E0	Valid READ
4 Read Address	0x7C1F	Valid READ
5 Read Address	0x703F	Valid READ
6 Read Address	0x8FC0	Initiate STORE Cycle

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence and that  $\overline{G}$  is active. After the  $t_{STORE}$  cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### SOFTWARE RECALL

Data can be transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{E}$  controlled or  $\overline{G}$  controlled READ operations must be performed:

1	Read Address	0x4E38	Valid READ
2	Read Address	0xB1C7	Valid READ
3	Read Address	0x83E0	Valid READ
4	Read Address	0x7C1F	Valid READ
5	Read Address	0x703F	Valid READ
6	Read Address	0x4C63	Initiate RECALL Cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM will once again be ready for READ or WRITE operations. The RECALL operation in no way alters the data in the nonvolatile storage elements.



## **DATA PROTECTION**

The STK17TA8 protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low-voltage condition is detected when  $V_{CC} < V_{SWITCH}$ .

If the STK17TA8 is in a WRITE mode (both  $\overline{E}$  and  $\overline{W}$  low) at power-up, after a RECALL, or after a STORE, the WRITE will be inhibited until a negative transition on  $\overline{E}$  or  $\overline{W}$  is detected. This protects against inadvertent writes during power up or brown out conditions.

#### NOISE CONSIDERATIONS

The STK17TA8 is a high-speed memory and so must have a high-frequency bypass capacitor of 0.1  $\mu$ F connected between both V<sub>CC</sub> pins and V<sub>SS</sub> ground plane with no plane break to chip V<sub>SS</sub>. Use leads and traces that are as short as possible. As with all high-speed CMOS ICs, careful routing of power, ground, and signals will reduce circuit noise.

#### PREVENTING AUTOSTORE

Because of the use of nvSRAM to store critical RTC data, the AutoStore function can not be disabled on the STK17TA8.

#### **BEST PRACTICES**

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

The non-volatile cells in an nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites will sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, etc. should always program a unique NV pattern (e.g., complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.

- Power up boot firmware routines should rewrite the nvSRAM into the desired state (autostore enabled, etc.). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (program bugs, incoming inspection routines, etc.).
- The OSCEN bit in the Calibration register at 0x1FFF8 should be set to 1 to preserve battery life when the system is in storage (see STOPPING AND STARTING THE RTC OSCIL-LATOR on page 16).
- The V<sub>cap</sub> value specified in this datasheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the max V<sub>cap</sub> value because the nvSRAM internal algorithm calculates V<sub>cap</sub> charge time based on this max Vcap value. Customers that want to use a larger V<sub>cap</sub> value to make sure there is extra store charge and store time should discuss their V<sub>cap</sub> size selection with Simtek to understand any impact on the V<sub>cap</sub> voltage level at the end of a t<sub>RECALL</sub> period.



## LOW AVERAGE ACTIVE POWER

CMOS technology provides the STK17TA8 with the benefit of power supply current that scales with cycle time. Less current will be drawn as the memory cycle time becomes longer than 50 ns. Figure 4 shows the relationship between  $I_{CC}$  and READ/WRITE cycle time. Worst-case current consumption is shown for commercial temperature range,  $V_{CC}$ =3.6V, and chip enable at maximum frequency. Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK17TA8 depends on the following items:

- 1. The duty cycle of chip enable.
- 2. The overall cycle rate for accesses.
- 3. The ration of READs to WRITEs.
- 4. The operating temperature.
- 5. The VCC level.
- 6. I/O loading.




Figure 5- Current vs Cycle Time



## RTC OPERATION

## **REAL TIME CLOCK**

The clock registers maintain time up to 9,999 years in one second increments. The user can set the time to any calendar time and the clock automatically keeps track of days of the week and month, leap years, and century transitions. There are eight registers dedicated to the clock functions which are used to set time with a write cycle and to read time during a read cycle. These registers contain the Time of Day in BCD format. Bits defined as "0" are currently not used and are reserved for future use by Simtek.

### READING THE CLOCK

The user should halt internal updates to the real time clock registers before reading clock data to prevent the reading of data in transition. Stopping the internal register updates does not affect clock accuracy.

Write a "1" to the read bit "R" (in the Flags register at 0x1FFF0) will capture the current time in holding registers. Clock updates will not restart until a "0" is written to the read bit. The RTC registers can then be read while the internal clock continues to run.

Within 20ms after a "0" is written to the read bit, all real time clock registers are simultaneously updated.

#### SETTING THE CLOCK

Set the write bit "W" (in the Flags register at 0x1FFF0) to a "1" to enable the time to be set. The correct day, date and time can then be written into the real time clock registers in 24-hour BCD format. The time written is referred to as the "Base Time." This value is stored in non-volatile registers and used in calculation of the current time. Reset the write bit to "0" to transfer the time to the actual clock counters. The clock will start counting at the new base time.

#### **BACKUP POWER**

The RTC in intended to keep time even when system power is lost. When primary power,  $V_{CC}$ , drops below  $V_{SWITCH}$ , the real time clock will switch to the backup power supply connected to either the  $V_{RTC-cap}$  or  $V_{RTCbat}$  pin.

The clock oscillator uses a maximum of 300 nanoamps at 2 volts to maximize the backup time available from the backup source. You can power the real time clock with either a capacitor or a battery. Factors to be considered when choosing a backup power source include the expected duration of power outages and the cost & reliability trade-off of using a battery versus a capacitor.

If you select a capacitor power source, connect the capacitor to the  $V_{RTCcap}$  pin and leave the  $V_{RTCbat}$  pin unconnected. Capacitor backup time values based on maximum current specs are shown below. Nominal times are approximately 3 times longer.

Capacitor Value	Backup Time				
0.1 F	72 hours				
0.47 F	14 days				
1.0 F	30 days				

A capacitor has the obvious advantage of being more reliable and not containing hazardous materials. The capacitor is recharged every time the power is turned on so that real time clock continues to have the same backup time over years of operation.

If you select a battery power source, connect the battery to the  $V_{RTCbat}$  pin and leave the  $V_{RTCcap}$  pin unconnected. A 3V lithium battery is recommended for this application. The battery capacity should be chosen for the total anticipated cumulative down-time required over the life of the system.

The real time clock is designed with a diode internally connected to the V<sub>RTCbat</sub> pin. This prevents the battery from ever being charged by the circuit.

# STOPPING AND STARTING THE RTC OSCILLATOR

The OSCEN bit in Calibration register at 0x1FFF8 enables RTC oscillator operation. This bit is non-volatile and shipped to customers in the "enabled" state (set to 0). OSCEN should be set to a 1 to preserve battery life while the system is in storage. This will turn off the oscillator circuit extending the battery life. If the OSCEN bit goes from disabled to enabled, it will typically take 5 seconds (10 seconds max) for the oscillator to start.



The STK17TA8 has the ability to detect oscillator failure due to loss of backup power. The failure is recorded by the OSCF (Oscillator Failed) bit of the Flags register (at address 0x1FFF0). When the device is powered on ( $V_{CC}$  goes above  $V_{SWITCH}$ ), the OSCEN bit is checked for "enabled" status. If the OSCEN bit is enabled and the oscillator is not active within the first 5 ms, the OSCF bit is set. The user should check for this condition and then write a 0 to clear the flag. When the OSCF flag bit is set, the real time clock registers are reset to the "Base Time" (see the section "Setting the Clock"), the value last written to the real time clock registers.

The value of OSCF should be reset to 0 when the real time clock registers are written for the first time. This will initialize the state of this bit which may have become set when the system was first powered on.

To reset OSCF, set the write bit "W" (in the Flags register at 0x1FFF0) to a "1" to enable writes to the Flag register. Write a "0" to the OSCF bit. and thenreset the write bit to "0" to disable writes.

### CALIBRATING THE CLOCK

The RTC is driven by a quartz controlled oscillator with a nominal frequency of 32.768 KHz. Clock accuracy will depend on the quality of the crystal, specified (usually 35 ppm at 25 C). This error could equate to 1.53 minutes gain or loss per month. The STK17TA8 employs a calibration circuit that can improve the accuracy to +1/-2 ppm at 25 C. The calibration circuit adds or subtracts counts from the oscillator divider circuit.

The number of time pulses are added or substracted depends upon the value loaded into the five calibration bits found in Calibration register (at 0x1FFF8). Adding counts speeds the clock up; subtracting counts slows the clock down. The Calibration bits occupy the five lower order bits of the register. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign bit, where a "1" indicates positive calibration and a "0" indicates negative calibration. Calibration occurs during a 64 minute period. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles.

If a binary "1" is loaded into the register, only the first 2 minutes of the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and

so on. Therefore each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles. That is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register.

The calibration register value is determined during system test by setting the CAL bit in the Flags register (at 0x1FFF0) to 1. This causes the INT pin to toggle at a nominal 512 Hz. This frequency can be measured with a frequency counter. Any deviation measured from the 512 Hz will indicate the degree and direction of the required correction. For example, a reading of 512.01024 Hz would indicate a +20 ppm error, requiring a -10 (001010) to be loaded into the Calibration register. Note that setting or changing the calibration register does not affect the frequency test output frequency.

To set or clear CAL, set the write bit "W" (in the Flags register at 0x1FFF0) to a "1" to enable writes to the Flag register. Write a value to CAL. and then reset the write bit to "0" to disable writes.

The default Calibration register value from the factory is 00h. The user calibration value loaded is retained during a power loss.

#### **ALARM**

The alarm function compares a user-programmable alarm time/date (stored in registers 0x1FFF1-5) with the real time clock time-of-day/date values. When a match occurs, the alarm flag (AF) is set and an interrupt is generated if the alarm interrupt is enabled. The alarm flag is automatically reset when the Flags register is read.

Each of the alarm registers has a match bit as its MSB. Setting the match bit to a 1 disables this alarm register from the alarm comparison. When the match bit is 0, the alarm register is compared with the equivalent real time clock register. Using the match bits, the alarm can occur as specifically as one particular second on one day of the month or as frequently as once per minute.

Note: The product requires the match bit for seconds(1x1FFF2 - D7) be set to 0 for proper operation of the Alarm Flag and Interrupt.

The alarm value should be initialized on power-up by software since the alarm registers are not non-volatile.



To set or clear Alarm registers, set the write bit "W" (in the Flags register at 0x1FFF0) to a "1" to enable writes to the Alarm registers. Write an alarm value to the alarm registers and then reset the write bit to "0" to disable writes.

#### WATCHDOG TIMER

The watchdog timer is designed to interrupt or reset the processor should the program get hung in a loop and not respond in a timely manner. The software must reload the watchdog timer before it counts down to zero to prevent this interrupt or reset.

The watchdog timer is a free running down counter that uses the 32 Hz clock (31.25 ms) derived from the crystal oscillator. The watchdog timer function does no operate unless the oscillator is running.

The watchdog counter is loaded with a starting value from the load register and then counts down to zero setting the watchdog flag (WDF) and generating an interrupt if the watchdog interrupt is enabled. The watchdog flag bit is reset when the flag register is read. The operating software would normally reload the counter by setting the watchdog strobe bit (WDS) to 1 within the timing interval programmed into the load register.

To use the watchdog timer to reset the processor on timeout, the INT is tied to processor master reset and Interrupt register is programmed to 24h to enable interrupts to pulse the reset pin on timeout.

To load the watch dog timer, set a new value into the load register by writing a "0" to the watchdog write bit (WDW) of the watchdog register (at 01x1FFF7). Then load a new value into the load register. Once the new value is loaded, the watchdog write bit is then set to 1 to disable watchdog writes. The watchdog strobe bit (WDS) is then set to 1 to load this value into the watchdog timer. Note: Setting the load register to zero will disable the watchdog timer function.

The system software should initialize the watchdog load register on power-up to the desired value since the register is not non-volatile.

#### POWER MONITOR

The STK17TA8 provides a power monitor function. The power monitor is based on an internal band-gap reference circuit that compares the  $V_{\text{CC}}$  voltage to  $V_{\text{SWITCH}}$ .

When the power supply drops below  $V_{SWITCH}$ , the real time clock circuit is switched to the backup supply (battery or capacitor).

When operating from the backup source, no data may be read or written to the nvSRAM and the clock functions are not available to the user. The clock continues to operate in the background. Updated clock data is available to the user  $t_{\mbox{\scriptsize HRECALL}}$  delay after VCC has been restored to the device.

When power is lost, the PF flag in the Flags Register is set to indicate the power failure and an interrupt is generated if the power fail interrupt is enabled (interrupt register=20h). This line would normally be tied to the processor master reset input for perform power-off reset.

#### **INTERRUPTS**

The STK17TA8 has a Flags register, Interrupt Register, and interrupt logic that can interrupt a microcontroller or generate a power-up master reset signal. There are three potential interrupt sources: the watchdog timer, the power monitor, and the clock alarm. Each can be individually enabled to drive the INT pin by setting the appropriate bit in the Interrupt register. In addition, each has an associated flag bit in the Flags register that the host processor can read to determine the interrupt source. Two bits in the Interrupt register determine the operation of the INT pin driver.

A functional diagram of the interrupt logic is shown below.




Figure 6. Interrupt Block Diagram



#### INTERRUPT REGISTER

Watchdog Interrupt Enable (WIE). When set to 1, the watchdog timer drives the INT pin when a watchdog time-out occurs. When WIE is set to 0, the watchdog time-out only sets the WDF flag bit.

Alarm Interrupt Enable (AIE). When set to 1, the INT pin is driven when an alarm match occurs. When set to 0, the alarm match only sets the AF flag bit.

Power Fail Interrupt Enable (PFE). When set to 1, the INT pin is driven by a power fail signal from the power monitor circuit. When set to 0, only the PF flag is set.

High/Low (H/L). When set to a 1, the INT pin is active high and the driver mode is push-pull. The INT pin can drive high only when  $V_{\rm CC}>V_{\rm SWITCH}$ . When set to a 0, the INT pin is active low and the drive mode is open-drain. The active low (open drain) output is maintained even when power is lost .

Pulse/Level (P/L). When set to a 1, the INT pin is driven for approximately 200 ms when an interrupt occurs. The pulse is reset when the Flags register is read. When P/L is set to a 0, the INT pin is driven high or low (determined by H/L) until the Flags register is read.

The Interrupt register is loaded with the default value 00h at the factory. The user should configure the Interrupt register to the value desired for their desired mode of operation. Once configured, the value is retained during power failures.

#### **FLAGS REGISTER**

The Flags register has three flag bits: WDF, AF, and PF. These flags are set by the watchdog time-out, alarm match, or power fail monitor respectively. The processor can either poll this register or enable interrupts to be informed when a flag is set. The flags are automatically reset once the register is read.

The Flags register is automatically loaded with the value 00h on power up (with the exception of the OSCF bit).



## **RTC Register**

Dogiotor			-	BCD Form	at Data				Function / Bongo	
Register	D7	D6	D5	D4	D3	D2	D1	D0	Function / Range	
0x1FFFF		10s Y	Years Years						Years: 00-99	
0x1FFFE	0	0	0	10s Months		Mor	iths		Months: 01-12	
0x1FFFD	0	0		Day of onth		Day of	Month		Day of Month: 01- 31	
0x1FFFC	0	0	0	0	0	Da	y of We	ek	Day of week: 01-07	
0x1FFFB	0	0	10s	Hours		Hou	urs		Hours: 00-23	
0x1FFFA	0	10	s Minut	es		Minu	ıtes		Minutes: 00-59	
0x1FFF9	0	10	s Secon	ıds		Seco	nds		Seconds: 00-59	
0x1FFF8	OSCEN [0]	0	Cal Sign	(Calibration(00000)					Calibration values*	
0x1FFF7	WDS	WDW			٧	VDT			Watchdog*	
0x1FFF6	WIE [0]	AIE [0]	PFE [0]	0	H/L [1]	P/L [0]	0	0	Interrupts*	
0x1FFF5	М	0		Alarm Date		Alarm	Day		Alarm, Day of Month: 01-31	
0x1FFF4	М	0		Alarm ours		Alarm	Hours		Alarm, hours: 00- 23	
0x1FFF3	М	10 A	larm Mir	nutes Alarm Minutes				Alarm, minutes: 00- 59		
0x1FFF2	М	10 AI	arm Sed	arm Seconds Alarm Seconds Alarm, seconds 00-59			Alarm Seconds			
0x1FFF1		10s Cen	turies			Cent		Centuries: 00-99		
0x1FFF0	WDF	AF	PF	OSCF	0 CAL[0] W[0] R[0]				Flags*	

<sup>\*</sup> A binary value, not a BCD value.

0 - Not implemented, reserved for future use.

Default Settings of non-volatile Calibration and Interrupt registers from factory

Calibration Register=00h

Interrupt Register=00h

The User should configure to desired value at startup or during operation and the value is then retained during a power failure.

[] designates values shipped from the factory. See STOPPING AND STARTING THE RTC OSCILLATOR on page 16.



# **Register Map Detail**

0x1FFFF	Real Time Clock – Years										
OXIIIII	D7	D6	D5	D4	D3	D2	D1	D0			
	10s Years Years										
	years; ι	ns the lower upper nibble ne range for	contains	the value for	•			value for ates from 0			

0x1FFFE	Real Time Clock – Months										
OXIIIIL	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	0	10s Month	Months						
	ates fro		pper nibble	(one bit) co	ower nibble contains the lower digit and oper- ontains the upper digit and operates from 0 to						

0x1FFFD	Real Time Clock – Date										
OXIIIID	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	10s Day of month Day of month								
	and oper	ates from 0	) to 9; uppe	er nibble co	ntains the u	pper digit a		he lower digit s from 0 to 3. or.			

0x1FFFC	Real Time Clock – Day										
0.2111110	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	0	0	0	Day of week					
	ring cou	unter that c	ounts from		returns to	1. The use	•	ne week is a gn meaning			

0x1FFFB	Real Time Clock – Hours										
	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	10s H	Hours	Hours						
	digit an	d operates	from 0 to 9	); upper nib	nour format oble (two bi register is 0	ts) contains		s the lower digit and			



0x1FFFA	Real Time Clock – Minutes										
	D7	D6	D5	D4	D3	D2	D1	D0			
	0		10s Minute	S	Minutes						
	ates fro		pper nibble	contains th			e lower digit and operat	and oper- es from 0 to			

0x1FFF9	Real Time Clock – Seconds										
<u> </u>	D7	D6	D5	D4	D3	D2	D1	D0			
	0	1	0s Second	s	Seconds						
	ates fro		pper nibble	e contains t			e lower digi erates from	t and oper- 0 to 5. The			

0×4 ГГГ0				Cali	bration					
0x1FFF8	D7	D1	D0							
	OSCEN	0	Calibrat ion Sign	('alibration						
OSCEN		ator Enable. When set to 1, the oscillator is disabled. When set to 0, the oscillator bled. Disabling the oscillator saves battery/capacitor power during storage.								
Calibration Sign		Determines if the calibration adjustment is applied as an addition (1) to or as a subtraction (0) from the time-base.								
Calibration	These five	e bits contr	ol the calib	ration of the	e clock.					

0x1FFF7 DZ DC DZ DZ DZ DZ										
UX1FFF/	D7	D6	D5	D4	D3	D2	D1	D0		
	WDS	WDW			V	VDT				
WDS	Watchdog Strobe. Setting this bit to 1 reloads and restarts the watchdog timer. The bit is cleared automatically once the watchdog timer is reset. The WDS bit is write only. Reading it always will return a 0.							vrite only.		
WDW	Watchdog Write Enable. Set this bit to 1 to disable writing of the watchdog time-out value (WDT5-WDT0). This allows the user to strobe the watchdog stobe bit without disturbing the time-out value. Set this bit to 0 to allow bits 5-0 to be written.							t without		
WDT	in this reg time-out watchdog	Watchdog time-out selection. The watchdog timer interval is selected by the 6-bit value in this register. It represents a multiplier of the 32 Hz count (31.25 ms). The range of time-out values is 31.25 ms (a setting of 1) to 2 seconds (setting of 3Fh). Setting the watchdog timer register to 0 disables the timer. These bits can be written only if the WDW bit was cleared to 0 on a previous cycle.								



0-45550				Inte	errupt				
0x1FFF6	D7	D6	D5	D4	D3	D2	D1	D0	
	WIE	AIE	PFIE	ABE	H/L	P/L	0	0	
WIE	watchdog	Watchdog Interrupt Enable. When set to 1 and a watchdog time-out occurs, the watchdog timer drives the INT pin as well as setting the WDF flag. When set to 0, the watchdog time-out only sets the WDF flag.							
AIE	AIE  Alarm Interrupt Enable. When set to 1, the alarm match drives the INT pin as well a setting the AF flag. When set to 0, the alarm match only affects the AF flag.								
PFIE				o 1, a powe power failu			•	ll as setting	
0	Reserved	For Future	Used						
H/L	High/Low. When set to a 1, the INT pin is driven active high. When set to 0, the INT pi is open drain, active low.							the INT pin	
Pulse/Level. When set to a 1, the INT pin is driven active (determined by H/L) by a interrupt source for approximately 200 ms. When set to a 0, the INT pin is driven to active level (as set by H/L) until the Flags register is read.							/L) by an driven to an		

0.4555	Alarm – Day										
0x1FFF5	D7	D6	D5 D4 D3 D2 D1 D0								
	M	0	10s Ala	rm Date Alarm Date							
		the alarm value date		e date of th	e month ar	nd the mas	k bit to sele	ct or			
М				ses the date circuit to ign			ne alarm ma	atch. Setting			

0x1FFF4				Alarm	<ul><li>Hours</li></ul>				
UXIFFF4	D7	D6	D5	D5 D4 D3 D2 D1					
	M	0	10s Alar	m Hours	s Alarm Hours				
	Contains value.	the alarm \	alue for the	e hours and	the mask	bit to selec	t or desele	ct the hours	
М		•		ses the hou match circu				natch.	

0.45550				Alarm -	<ul><li>Minutes</li></ul>				
0x1FFF3	F3 D7 D6 D5 D4 D3 D2 D1								
	M	M 10s Alarm Minutes Alarm Minutes							
	Contains minutes v		alue for th	e minutes a	ind the mas	sk bit to se	lect or dese	elect the	
М				ses the min match circu				n match.	




0x1FFF2	Alarm – Seconds								
UXIFFFZ	D7	D6	D6 D5 D4 D3 D2 D1 D						
	M	M 10s Alarm Seconds Alarm Seconds							
	Contains seconds'		alue for th	e seconds a	and the ma	sk bit to se	elect or dese	elect the	
М		•		ses the secondary			d in the alar ds value.	m match.	

0x1FFF1	Real Time Clock – Centuries									
UXIFFFI	D7	D6	D5	D4	D3	D2	D1	D0		
		10s Ce	nturies			Cei	nturies			
			ibble conta		er digit and	d operates		ind operates . The range		

0.45550	Flags								
0x1FFF0	D7	D6	D5	D4	D3	D2	D1	D0	
	WDF	AF	PF	OSCF	0	CAL	W	R	
WDF	to reach (	) without be n power-up	eing reset b	by the user.	It is cleare	d to 0 whe	n the Flags	er is allowed register is	
AF	stored in register is	the alarm reserved	egisters wi power-up		h bits = 0. I	t is cleared	I when the	Flags	
PF				bit is set to I to 0 when					
OSCF	running ir	n the first 5	ns of opera	power-up of ation. This in the user mu	ndicates th	at RTC ba	ckup powe	r failed and	
CAL	Calibration Mode. When set to 1, a 512Hz square wave is output on the INT pin. When set to 0, the INT pin resumes normal operation. This bit defaults to 0 (disabled) on power up.							•	
W	Write Enable. Setting the W bit to 1 freezes updates of the RTC registers and enables writes to RTC registers, Alarm registers, Calibration register, Interrupt register and Flags register. Setting the W bit to 0 causes the contents of the RTC registers to be transferred to the timekeeping counters if the time has been changed (a new base time is loaded). This bit defaults to 0 on power up.								
R	Read Time. Set R to 1 to captures the current time in holding registers so that clock								



## **ORDERING INFORMATION**




## **ORDERING CODES**


Part Number	Description	Access Times	Temperature
STK17TA8-RF25	3V 128Kx8 AutoStore nvSRAM+RTC SSOF	P48-300 25 ns access time	Commercial
STK17TA8-RF45	3V 128Kx8 AutoStore nvSRAM+RTC SSOF	P48-300 45 ns access time	Commercial
STK17TA8-RF25TR	3V 128Kx8 AutoStore nvSRAM+RTC SSOF	P48-300 25 ns access time	Commercial
STK17TA8-RF45TR	3V 128Kx8 AutoStore nvSRAM+RTC SSOF	P48-300 45 ns access time	Commercial
STK17TA8-RF25I	3V 128Kx8 AutoStore nvSRAM+RTC SSOF	P48-300 25 ns access time	Industrial
STK17TA8-RF45I	3V 128Kx8 AutoStore nvSRAM+RTC SSOF	P48-300 45 ns access time	Industrial
STK17TA8-RF25ITR	3V 128Kx8 AutoStore nvSRAM+RTC SSOF	P48-300 25 ns access time	Industrial
STK17TA8-RF45ITR	3V 128Kx8 AutoStore nvSRAM+RTC SSOF	P48-300 45 ns access time	Industrial





## **PACKAGE DIAGRAMS**


## 48 Pin SSOP
















# **Document Revision History**

Rev	Date		С	hange					
0.0	February 2003	Publish New Datasheet							
0.1	March 2003	Remove 525 mil Som Modify block diagra	•		-pin DIP packages, ction				
0.2	June 2003	Recall specs, Upda Hardware Store De	Modify 600 mil DIP pin-out (switch pins 32 and 33), Update Power-up Recall specs, Update Software Controlled Store/Recall Cycle, Added Hardware Store Description, Modified Mode Selection Table, Updated V <sub>SWITCH</sub> , Updated t <sub>STORE</sub> , Modify I <sub>BAK</sub> and V <sub>BAK</sub>						
0.3	February 2004	Change part number from STK17CA8 to STK17TA8; Add lead-free finish option							
1.0	December 2004								
		Parameter	Notes						
		V <sub>CAP</sub> Min	10uF	17uF					
		t <sub>VCCRISE</sub>	NA	150 us	New Spec				
		I <sub>CC1</sub> Max Com.	35 mA	50 mA	45 ns access				
		I <sub>CC1</sub> Max Com.	40 mA	55 mA	35 ns access				
		I <sub>CC1</sub> Max Com.	50 mA	65 mA	25 ns access				
		I <sub>CC1</sub> Max Ind.	35 mA	55 mA	45 ns access				
		I <sub>CC1</sub> Max Ind.	45 mA	60 mA	35 ns access				
		I <sub>CC1</sub> Max Ind.	55 mA	70 mA	25 ns access				
		I <sub>CC2</sub> Max	1.5 mA	3.0 mA	Com. & Ind.				
		I <sub>CC4</sub> Max	0.5 mA	3.0 mA	Com. & Ind.				
		t <sub>HRECALL</sub>	5 ms	20 ms					
		t <sub>STORE</sub>	10 ms	12.5 ms					
		t <sub>RECALL</sub>	20 us	40 us					
		t <sub>GLQV</sub> 10 ns 12 ns 25 ns device							
1.1	April 2005	Changed RTC Register unused bits "X" to require zero "0" value when writing values							



# STK17TA8

Rev	Date			Ch	ange			
1.2	September 2005	Parameter I <sub>CC3</sub> Max Com I <sub>CC3</sub> Max Ind. I <sub>SB</sub> Max Ind. I <sub>SB</sub> Max Ind. t <sub>RECALL</sub> t <sub>STORE</sub> Max STORE t <sub>OSCS</sub> t <sub>OSCS</sub> C <sub>1</sub> C <sub>2</sub>	ax Com. ax Ind. x Com.		Old Value         New York           5 mA         10 m/s           5 mA         10 m/s           2 mA         3 mA           2 mA         3 mA           40 us         60 us           12.5 ms         15.0           1x10 <sup>6</sup> 5x10 <sup>5</sup> 1 min         10 sec           2.2 pf         0 pf           47 pf         56 pf		ns	Notes  Soft Recall Industrial Grade Only Contact Simtek for details @ Min. Temp @ 25 deg C from Power U RTC Output Cap. RTC Input Cap.
		Removed	Plastic [	DIP 40	)-pin pa	ackage	offerin	g. Package type "W"
1.3	December 2005	Parameter  t <sub>RECALL</sub> t <sub>SS</sub> DATA <sub>R</sub>	Old Val 60 µs Undefin 100 Yea unspeci tempera	ed ars at fied	100 μ 70 μs 20 Υε Max		Nev Nev Ret	t Recall v Spec v Data ention ecification
		Discontinued	35 ns sp	eed g	rade o	otion.		
1.4	July 2006	Parameter	Old Value	е	New \	/alue	Notes	
		t <sub>HRECALL</sub>	20 m	s	40 ms		Power- RECAL	up L Duration
		NV <sub>C</sub>	500K		200K			onvolatile Cycle Spec
		DATA <sub>R</sub>	20 Ye @ 85		20 Ye @ 55		New Da Retenti	ata on Spec
		V <sub>SWITCH</sub> Min.	2.55	V			No Min	. Spec



Rev	Date	Change				
1.5	March 2007	Parameter I <sub>OUT</sub> for HSB t <sub>ELAX</sub> t <sub>GLAX</sub> t <sub>EHAX</sub> t <sub>EHAX</sub> t <sub>GHAX</sub> t <sub>DELAY Max</sub> t <sub>HLBL</sub> t <sub>SS</sub>	Old Value No spec 20, 30 ns 20, 30 ns No spec No spec No spec 300 ns 70 µs min	New Value -10 μA No spec No spec 1 ns 1 ns 70 μs max No spec 70 μs max	Notes Added as note Replace by t <sub>EHAX</sub> Replace by t <sub>GHAX</sub> Address hold required Address hold required HSB drives low immediately Wrong spec	
		Interrupt Reg Flag Bits(WD W-bit in Flag rupt, and Flag Add Tape & F Add Product Add Package	ABE bit removed from Interrupt Register Interrupt Register Initializes to 00h Flag Bits(WDF, AF, PF) Initialize to Zero W-bit in Flag Register Enables Writes To RTC, Alarm, Calibration, Interrupt, and Flag Registers Add Tape & Reel Ordering Option Add Product Ordering Code Listing Add Package Drawings Reformat Entire Document			
2.0	January 2008	Page 3: added thermal characteristics. For DC characteristics, Page 5: revised recommended value verbiage. Page 6: in the SRAM Read Cycles #1 and #2 table, revised parameter description for t <sub>ELQX</sub> and t <sub>EHQZ</sub> and changed Symbol #2 to t <sub>ELEH</sub> for Read Cycle Time; updated SRAM Read Cycle #2 timing diagram and changed title to add G controlled. Page 9: revised the notes below the Software-Controlled Store/Recall Cycle diagram. Page 11: in the Mode Selection table, changed column to A16-A0 and added a 0 after all instances of "0x". Page 12: under AutoStore Operation, revised text to read: "Refer to the DC CHARACTERISTICS table for the size of the capacitor." Page 13: under Hardware Store (HSB) Operation, revised first paragraph to read "The HSB pin has a very resistive pullup" Page 14: added best practices section. Revised RTC register map for registers 0x1FFF8 (D7) and 0x1FFF6 (D7, D6, D5, D3, and D2). Page 25: added access times column to the Ordering Codes.				

