



\*\*\*\*\*

## C-MOS 4 K (512 X 8)-BIT PROM WITH REGISTER

-TOP VIEW-



A0 - A14 ; ADDRESS INPUTS  
 CLR ; CLEAR INPUT  
 CK ; CLOCK INPUT  
 D0 - D7 ; DATA OUTPUTS  
 E ; ASYNCHRONOUS ENABLE INPUT  
 ES ; SYNCHRONOUS ENABLE INPUT  
 PS ; PRESET INPUT

### MODE SELECTION

CK	ES	CLR	E	PS	OUTPUTS	MODE
X	0	1	0	1	DATA OUT	READ
X	1	1	X	1	HI-Z	OUTPUT DISABLE
X	X	1	1	1	HI-Z	OUTPUT DISABLE
X	0	0	0	1	ZEROS	CLEAR
X	0	1	0	0	ONES	PRESET
0	1	V <sub>PP</sub>	1	1	DATA IN	PROGRAM
1	0	V <sub>PP</sub>	1	1	DATA OUT	PROGRAM VERIFY
1	1	V <sub>PP</sub>	1	1	HI-Z	PROGRAM INHIBIT
0	1	V <sub>PP</sub>	1	1	DATA IN	INTELLIGENT PROGRAM
V <sub>PP</sub>	0	0	0	1	DATA OUT	BLANK CHECK ONES
V <sub>PP</sub>	1	0	0	1	HI-Z	BLANK CHECK ZEROS

0 ; LOW LEVEL  
 1 ; HIGH LEVEL  
 X ; DON'T CARE (NOT TO EXCEED V<sub>PP</sub>)  
 HI-Z ; HIGH IMPEDANCE  
 V<sub>PP</sub> ; PROGRAM VOLTAGE (+13V TO +14V)

