

# 14-bit, 250/210/170/125MSPS A/D Converter

## **General Description**

The KAD5514P is a family of low-power, highperformance 14-bit, analog-to-digital converters. Designed with Kenet's proprietary FemtoCharge® technology on a standard CMOS process, the family supports sampling rates of up to 250MSPS. The KAD5514P is part of a pin-compatible portfolio of 10, 12 and 14-bit A/Ds with sample rates ranging from 125MSPS to 500MSPS.

A serial peripheral interface (SPI) port allows for extensive configurability, as well as fine control of various parameters such as gain and offset.


Digital output data is presented in selectable LVDS or CMOS formats. The KAD5514P is available in 72and 48-contact QFN packages with an exposed paddle. Performance is specified over the full industrial temperature range (-40 to +85°C).

#### **Features**

- Programmable gain and offset control
- 950MHz analog input bandwidth
- **52fs Clock Jitter**
- Over-range indicator
- Selectable Clock Divider: ÷1, ÷2 or ÷4
- **Clock Phase Selection**
- Nap and Sleep modes
- Two's complement, Gray code or Binary data
- SDR/DDR LVDS-compatible or LVCMOS outputs
- **Programmable Built-in Test Patterns**
- 1.8V Analog and Digital Supplies

#### **Applications**

- **Power Amplifier Linearization**
- Radar and Satellite Antenna Array Processing
- **Broadband Communications**
- **High-Performance Data Acquisition**
- **Communications Test Equipment**
- **WiMAX and Microwave Receivers**



#### **Key Specifications**

- $SNR = 69.5 dBFS for f_{IN} = 124 MHz$
- SFDR = 81dBc for  $f_{IN} = 124MHz$
- Power consumption
  - 400/318mW @ 250/125MSPS (SDR Mode)
  - 351/270mW @ 250/125MSPS (DDR Mode)

#### **Pin-Compatible Family**

Model	Resolution	Speed (MSPS)
KAD5514P-25	14	250
KAD5514P-21	14	210
KAD5514P-17	14	170
KAD5514P-12	14	125
KAD5512P-50	12	500
KAD5512P-25, KAD5512HP-25	12	250
KAD5512P-21, KAD5512HP-21	12	210
KAD5512P-17, KAD5512HP-17	12	170
KAD5512P-12, KAD5512HP-12	12	125
KAD5510P-50	10	500

300 Unicorn Park Dr., Woburn, MA 01801 Sales: 1-781-497-0060 FemtoCharge is a registered trademark of Kenet, Inc. Rev 0.5.1 Preliminary

# **Table of Contents**

Section	Pages
Electrical Specifications	3-7
DC Specifications	3
AC Specifications	4
Digital Specifications	5
Switching Specifications	6
Timing Diagrams	6
Absolute Maximum Ratings	7
Thermal Impedance	7
ESD	7
Pin Descriptions—72QFN	8
Pin Configuration—72QFN	9
Pin Descriptions—48QFN	10
Pin Configuration—48QFN	11
Functional Description	12
Reset	12
Voltage Reference	12
Analog Input	12
Clock Input	13
Jitter	13
Digital Outputs	14
Power Dissipation	14
Nap/Sleep	14
Data Format	15

Section	Pages
Serial Peripheral Interface	17-22
SPI Physical Interface	15
SPI Configuration	16
DUT Information	16
DUT Configuration/Control	17
DUT Test	18
SPI Memory Map	20
Equivalent Circuits	21
Layout Considerations	21
Definitions	22
Outline Dimensions—72QFN	23
Outline Dimensions—72QFN	24
Ordering Guide	25
Revision History	25

# **Electrical Specifications**

All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD = 1.8V,  $T_A = -40^{\circ}\text{C}$  to +85°C,  $A_{IN} = -1 \text{dBFS}$ ,  $f_{SAMPLE} = Maximum$  Conversion Rate (per speed grade).

## **DC Specifications**

			KA	D5514P	-25	KA	D5514P	-21	KA	D5514P	P-17	KA	D5514P	-12	
Parameter	Symbol	Conditions	Min	Тур	Max	Units									
Analog Input															
Full-Scale Analog Input Range	$V_{FS}$	Differential	1.38	1.45	1.59	1.38	1.45	1.59	1.38	1.45	1.59	1.38	1.45	1.59	$V_{PP}$
Input Resistance	R <sub>IN</sub>	Differential		500			500			500			500		Ω
Input Capacitance	Cin	Differential		4			4			4			4		pF
Full Scale Range Temp. Drift	Avic	Full Temp		90			90			90			90		ppm/°C
Input Offset Voltage	Vos														mV
Common-Mode Output Voltage	$V_{CM}$			0.535			0.535			0.535			0.535		٧
Power Requirements	Power Requirements														
1.8V Analog Supply Voltage	AVDD		1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	٧
1.8V Digital Supply Voltage	OVDD		1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	٧
1.8V Analog Supply Current	I <sub>AVDD</sub>			155	TBD		142	TBD		130	TBD		116	TBD	mA
1.8V Digital Supply Current (SDR)	lovdd			70.3	TBD		66.8	TBD		63.8	TBD		60.1	TBD	mA
1.8V Digital Supply Current (DDR)	lovdd			39.6	TBD		37.6	TBD		35.9	TBD		33.8	TBD	mA
Power Supply Rejection Ratio	PSRR			0.5			0.5			0.5			0.5		mV/V
Power Dissipation															
Normal Mode (SDR)	P <sub>D</sub>			400	TBD		377	TBD		350	TBD		318	TBD	mW
Normal Mode (DDR)	P <sub>D</sub>			351	TBD		325	TBD		300	TBD		270	TBD	mW
Nap Mode	$P_D$			40	TBD	mW									
Sleep Mode	$P_D$			10	TBD	mW									

# **AC Specifications**

			KA	D5514P	-25	KA	D5514P	-21	KA	D5514P	-17	KA	D5514P	-12	
Parameter	Symbol	Conditions	Min	Тур	Max	Units									
Differential Nonlinearity	DNL	f <sub>IN</sub> = 10MHz	-1.0	±0.5	1.25	-1.0	±0.5	1.25	-1.0	±0.5	1.25	-1.0	±0.5	1.25	LSB
Integral Nonlinearity	INL	f <sub>IN</sub> = 10MHz	-2.5	±0.5	2.5	-2.5	±0.5	2.5	-2.5	±0.5	2.5	-2.5	±0.5	2.5	LSB
Minimum Conversion Rate	fs MIN				TBD			TBD			TBD			TBD	MSPS
Maximum Conversion Rate	f <sub>S</sub> MAX		250			210			170			125			MSPS
Signal-to-Noise Ratio	SNR	$f_{IN} = 10MHz$		69.9			69.9			69.9			69.9		dBFS
		$f_{IN} = 70MHz$		69.7			69.7			69.7			69.7		dBFS
		f <sub>IN</sub> = 124MHz	TBD	69.5		dBFS									
		$f_{IN} = 190MHz$		69.0			69.0			69.0			69.0		dBFS
		$f_{IN} = 400MHz$		TBD			TBD			TBD			TBD		dBFS
		$f_{IN} = 1000MHz$		TBD			TBD			TBD			TBD		dBFS
Signal-to-Noise and Distortion	SINAD	$f_{IN} = 10MHz$		69.2			69.2			69.2			69.2		dBFS
		f <sub>IN</sub> = 70MHz		69.2			69.2			69.2			69.2		dBFS
		$f_{IN} = 124MHz$	TBD	69.0		dBFS									
		$f_{IN} = 190MHz$		67.9			67.9			67.9			67.9		dBFS
		$f_{IN} = 400MHz$		TBD			TBD			TBD			TBD		dBFS
		$f_{IN} = 1000MHz$		TBD			TBD			TBD			TBD		dBFS
Effective Number of Bits	ENOB	$f_{IN} = 10MHz$		11.2			11.2			11.2			11.2		Bits
		$f_{IN} = 70MHz$		11.2			11.2			11.2			11.2		Bits
		$f_{IN} = 124MHz$	TBD	11.2		Bits									
		$f_{IN} = 190MHz$		11.0			11.0			11.0			11.0		Bits
		$f_{IN} = 400MHz$		TBD			TBD			TBD			TBD		Bits
		$f_{IN} = 1000MHz$		TBD			TBD			TBD			TBD		Bits
Spurious-Free Dynamic Range	SFDR	$f_{IN} = 10MHz$		85			84			85			84		dBc
		$f_{IN} = 70MHz$		84			82			82			82		dBc
		f <sub>IN</sub> = 124MHz	TBD	81		TBD	80		TBD	78		TBD	77		dBc
		$f_{IN} = 190MHz$		77			77			76			76		dBc
		$f_{IN} = 400MHz$		71			TBD			TBD			TBD		dBc
		$f_{IN} = 1000MHz$		57			TBD			TBD			TBD		dBc
Intermodulation Distortion	IMD	$f_{IN} = 10MHz$		TBD			TBD			TBD			TBD		dBc
		$f_{IN} = 124MHz$		-83	TBD		TBD	TBD		TBD	TBD		TBD	TBD	dBc
		f <sub>IN</sub> = 170MHz		-84			TBD			TBD			TBD		dBc
Two-Tone SFDR	2TSFDR	f <sub>IN</sub> = 10MHz		TBD			TBD			TBD			TBD		dBc
		f <sub>IN</sub> = 124MHz		TBD	TBD	dBc									
		f <sub>IN</sub> = 170MHz		TBD			TBD			TBD			TBD		dBc
Word Error Rate				10-12			10-12			10-12			10-12		
Full Power Bandwidth	FPBW			950			950			950			950		MHz


# **Digital Specifications**

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Inputs	•		•	•		•
Input Current High (RESETN)	I <sub>IH</sub>	VIN = 1.8V	0	1	10	μΑ
Input Current Low (RESETN)	I <sub>IL</sub>	VIN = 0V	25	50	75	μA
Input Current High (OUTMODE, NAP/SLP, CLKDIV, OUTFMT)	Іін		TBD	25	TBD	μΑ
Input Current Low (OUTMODE, NAP/SLP, CLKDIV, OUTFMT)	I <sub>IL</sub>		TBD	25	TBD	μА
Input Capacitance	C <sub>DI</sub>			3		рF
LVDS Outputs	•		•	•		•
Differential Output Voltage	Vī			210		mV
Output Offset Voltage	Vos			TBD		mV
Output Rise Time	t <sub>R</sub>			500		ps
Output Fall Time	† <sub>F</sub>			500		ps
CMOS Outputs						
Voltage Output High	V <sub>OH</sub>			OVDD-0.1		V
Voltage Output Low	V <sub>OL</sub>			0.1		٧
Output Rise Time	t <sub>R</sub>			TBD		ns
Output Fall Time	† <sub>F</sub>			TBD		ns

## **Switching Specifications**

Parameter	Symbol	Min	Тур	Max	Units
ADC					
Aperture Delay	t <sub>A</sub>		375		ps
RMS Aperture Jitter	jΑ		52		fs
Input Clock to Output Clock Propagation Delay	† <sub>CPD</sub>	TBD	TBD	TBD	ps
Input Clock to Data Propagation Delay	t <sub>PD</sub>	TBD	TBD	TBD	ps
Output Clock to Data Propagation Delay	t <sub>DC</sub>	TBD	TBD	TBD	ps
Latency (Pipeline Delay)	L		8.5		cycles
Over Voltage Recovery	tovr		1		cycles

#### **Timing Diagrams**



CLKN
CLKP

t<sub>CPD</sub>

Latency = L Cycles

CLKOUT

D[12/10/8/6/4/2/0]

Odd Bits

Even Bits
NL

NL+1

NL+2

N-L+2

N-L+

Sample N

Figure 1a. LVD\$ Timing Diagram—DDR




Figure 1b. LVDS Timing Diagram—SDR

Figure 2a. CMOS Timing Diagram—DDR




Figure 2b. CMOS Timing Diagram—SDR

#### Absolute Maximum Ratings<sup>1</sup>

Parameter	Min	Max	Unit
AVDD to AVSS	-0.4	2.1	٧
OVDD to OVSS	-0.4	2.1	٧
AVSS to OVSS	-0.3	0.3	٧
Analog Inputs to AVSS	-0.4	AVDD + 0.3	٧
Clock Inputs to AVSS	-0.4	AVDD + 0.3	٧
Logic Input to AVSS	-0.4	OVDD + 0.3	٧
Logic Inputs to OVSS	-0.4	OVDD + 0.3	٧
Operating Temperature	-40	85	°C
Storage Temperature	-65	150	°C
Junction Temperature		150	°C

<sup>1.</sup> Exposing the device to levels in excess of the maximum ratings may cause permanent damage. Exposure to maximum conditions for extended periods may affect device reliability.

#### **Thermal Impedance**

Parameter	Symbol	Тур	Unit
Junction to Paddle <sup>2</sup>	Фль	30	°C/W
Junction to Case <sup>2</sup>	ФлС	TBD	°C/W
Junction to Ambient <sup>2</sup>	ФЈА	TBD	°C/W

2. Paddle soldered to ground plane.

#### **ESD**



Electrostatic charge accumulates on humans, tools and equipment and may discharge through any metallic package contacts (pins, balls, exposed paddle, etc.) of an integrated circuit. Industry-standard protection techniques have been utilized in the design of this product. However, reasonable care must be taken in the storage and handling of ESD sensitive products. Contact Kenet for the specific ESD sensitivity rating of this product.

# Pin Descriptions—72QFN

Pin #	LVD\$ [LVCMO\$] Name	LVDS [LVCMOS] Function
1, 6, 12, 19, 24, 71	AVDD	1.8V Analog Supply
2-5, 13, 14, 17, 18	DNC	Do Not Connect
7, 8, 11, 72	AVSS	Analog Ground
9, 10	VINN, VINP	Analog Input Negative, Positive
15	VCM	Common Mode Output
16	CLKDIV	Clock Divider Control
20, 21	CLKP, CLKN	Clock Input True, Complement
22	OUTMODE	Output Mode (LVDS, LVCMOS)
23	NAPSLP	Power Control (Nap, Sleep modes)
25	RESETN	Power On Reset (Active Low)
26, 45, 55, 65	OVSS	Output Ground
27, 36, 56	OVDD	1.8V Output Supply
28, 29	D0N, D0P [NC, D0]	LVDS Bit 0 (LSB) Output Complement, True [NC, LVCMOS Bit 0]
30, 31	DIN, DIP [NC, DI]	LVDS Bit 1 Output Complement, True [NC, LVCMOS Bit 1]
32, 33	D2N, D2P [NC, D2]	LVDS Bit 2 Output Complement, True [NC, LVCMOS Bit 2]
34, 35	D3N, D3P [NC, D3]	LVDS Bit 3 Output Complement, True [NC, LVCMOS Bit 3]
37, 38	D4N, D4P [NC, D4]	LVDS Bit 4 Output Complement, True [NC, LVCMOS Bit 4]
39, 40	D5N, D5P [NC, D5]	LVDS Bit 5 Output Complement, True [NC, LVCMOS Bit 5]
41, 42	D6N, D6P [NC, D6]	LVDS Bit 6 Output Complement, True [NC, LVCMOS Bit 6]
43, 44	D7N, D7P [NC, D7]	LVDS Bit 7 Output Complement, True [NC, LVCMOS Bit 7]
46	RLVDS	LVDS Bias Resistor
47, 48	CLKOUTN, CLKOUTP [NC, CLKOUT]	LVDS Clock Output Complement, True [NC, LVCMOS CLKOUT]
49, 50	D8N, D8P [NC, D8]	LVDS Bit 8 Output Complement, True [NC, LVCMOS Bit 8]
51, 52	D9N, D9P [NC, D9]	LVDS Bit 9 Output Complement, True [NC, LVCMOS Bit 9]
53, 54	D10N, D10P [NC, D10]	LVDS Bit 10 Output Complement, True [NC, LVCMOS Bit 10]
57, 58	D11N, D11P [NC, D11]	LVDS Bit 11Output Complement, True [NC, LVCMOS Bit 11]
59, 60	D12N, D12P [NC, D12]	LVDS Bit 12 Output Complement, True [NC, LVCMOS Bit 12]
61, 62	D13N, D13P [NC, D13]	LVDS Bit 13 (MSB) Output Complement, True [NC, LVCMOS Bit 13]
63, 64	ORN, ORP [NC, OR]	LVDS Over Range Complement, True [NC, LVCMOS Over Range]
66	SDO	SPI Serial Data Output (4.7kΩ pull-up to OVDD is required)
67	CSB	SPI Chip Select (active low)
68	SCLK	SPI Clock
69	SDIO	SPI Serial Data Input/Output
70	OUTFMT	Output Data Format (Two's Comp., Gray Code, Offset Binary)
Exposed Paddle	AVSS	Analog Ground

LVCMOS Output Mode Functionality is shown in brackets (NC = No Connection)

# Pin Configuration—72QFN




Figure 3. 72 QFN Pin Configuration

# Pin Descriptions—48QFN

Pin #	LVD\$ [LVCMO\$] Name	LVDS [LVCMOS] Function
1, 9, 13, 17, 47	AVDD	1.8V Analog Supply
2-4, 11	DNC	Do Not Connect
5, 8, 12, 48	AVSS	Analog Ground
6, 7	VINN, VINP	Analog Input Negative, Positive
10	VCM	Common Mode Output
14, 15	CLKP, CLKN	Clock Input True, Complement
16	NAPSLP	Power Control (Nap, Sleep modes)
18	RESETN	Power On Reset (Active Low)
19, 29, 41	OVSS	Output Ground
20, 42	OVDD	1.8V Output Supply
21, 22	DON, DOP [NC, DO]	LVDS Bit 0 (LSB) Output Complement, True [NC, LVCMOS Bit 0]
23, 24	DIN, DIP [NC, DI]	LVDS Bit 1 Output Complement, True [NC, LVCMOS Bit 1]
25, 26	D2N, D2P [NC, D2]	LVDS Bit 2 Output Complement, True [NC, LVCMOS Bit 2]
27, 28	D3N, D3P [NC, D3]	LVDS Bit 3 Output Complement, True [NC, LVCMOS Bit 3]
30	RLVDS	LVDS Bias Resistor
31, 32	CLKOUTN, CLKOUTP [NC, CLKOUT]	LVDS Clock Output Complement, True [NC, LVCMOS CLKOUT]
33, 34	D4N, D4P [NC, D4]	LVDS Bit 4 Output Complement, True [NC, LVCMOS Bit 4]
35, 36	D5N, D5P [NC, D5]	LVDS Bit 5 Output Complement, True [NC, LVCMOS Bit 5]
37, 38	D6N, D6P [NC, D6]	LVDS Bit 6 Output Complement, True [NC, LVCMOS Bit 6]
39, 40	ORN, ORP [NC, OR]	LVDS Over Range Complement, True [NC, LVCMOS Over Range]
43	SDO	SPI Serial Data Output (4.7kΩ pull-up to OVDD is required)
44	CSB	SPI Chip Select (active low)
45	SCLK	SPI Clock
46	SDIO	SPI Serial Data Input/Output
Exposed Paddle	AVSS	Analog Ground

LVCMOS Output Mode Functionality is shown in brackets (NC = No Connection)

# Pin Configuration—48QFN




Figure 4. 48QFN Pin Configuration


# **Typical Performance Curves**

TBD	TBD
Figure 5. SNR & SFDR vs. f <sub>IN</sub>	Figure 6. HD2 & HD3 vs. f <sub>IN</sub>
TBD	TBD
Figure 7. SNR & SFDR vs. A <sub>IN</sub>	Figure 8. HD2 & HD3 vs. A <sub>IN</sub>
TBD	TBD
Figure 9. SNR & SFDR vs. fsample	Figure 10. HD2 & HD3 vs. fsample

# **Typical Performance Curves**

TBD	TBD
Figure 11. Power vs. fsample	Figure 12. Differential Nonlinearity
TBD	TBD
Figure 13. Integral Nonlinearity	Figure 14. SNR & SFDR vs. VCM
TBD	TBD
Figure 15. Noise Histogram	Figure 16. Single Tone Spectrum @ 10 MHz

# **Typical Performance Curves**



# **Typical Performance Curves TBD TBD** Figure 23. Two-Tone Spectrum @ 140 MHz Figure 24. Two-Tone Spectrum @ 240 MHz **TBD TBD** Figure 25. Two-Tone Spectrum @ 500 MHz Figure 26. SNR & SFDR vs. Temperature

Figure 27. SNR & SFDR vs. Power Supply Voltage

**TBD** 

## **Functional Description**

The KAD5514P is based upon a 14-bit, 250MSPS A/D converter core that utilizes a pipelined successive approximation architecture (Figure 5). The input voltage is captured by a Sample-Hold Amplifier (SHA) and converted to a unit of charge. Proprietary charge domain techniques are used to successively compare the input to a series of reference charges. Decisions made during the successive approximation operations determine the digital code for each input value. The converter pipeline requires six samples to produce a result. Digital error correction is also applied, resulting in a total latency of seven and a half clock cycles. This is evident to the user as a latency between the start of a conversion and the data being available on the digital outputs.

#### **Power-On Calibration**

At start-up, the core performs a self-calibration to minimize gain and offset errors. An internal power-on-reset (POR) circuit detects the supply voltage ramps and initiates the calibration when the analog and digital supply voltages are above a threshold. The following conditions must be adhered to for the power-on calibration to execute successfully:

- A frequency-stable conversion clock must be applied to the CLKP/CLKN pins
- DNC pins (especially 3, 4 and 18) must not be pulled up or down
- SDO (pin 66) must be high
- RESETN (pin 25) must begin low
- SPI communications must not be attempted

A user-initiated reset can subsequently be invoked in the event that the above conditions cannot be met at power-up.

The SDO pin requires an external  $4.7k\Omega$  pull-up to OVDD. If the SDO pin is pulled low externally during power-up, calibration will not be executed properly.

After the power supply has stabilized the internal POR releases RESETN and an internal pull-up pulls it high, which starts the calibration sequence. The RESETN pin should be connected to an open-drain driver with a drive strength of less than 0.5mA.

The calibration sequence is initiated on the rising edge of RESETN, as shown in Figure 29. The overrange output (OR) is set high once RESETN is pulled low, and remains in that state until calibration is complete. The OR output returns to normal operation at that time, so it's important that the analog input be within the converter's full-scale range in order to observe the transition. If the input is in an over-range condition the OR pin will stay high and it will not be possible to detect the end of the calibration cycle.




Figure 28. ADC Core Block Diagram

While RESETN is low, the output clock (CLKOUTP/CLKOUTN) stops toggling and is set low. Normal operation of the output clock resumes at the next input clock edge (CLKP/CLKN) after RESETN is deasserted. At 250MSPS the nominal calibration time is 300ms.




Figure 29. Calibration Timing

#### **User Initiated Reset**

Recalibration of the ADC can be initiated at any time by driving the RESETN pin low for a minimum of one clock cycle. An open-drain driver with a drive strength of less than 0.5mA is recommended. As is the case during power-on reset, the SDO, RESETN and DNC pins must be in the proper state for the calibration to successfully execute.

## **Analog Input**

The ADC core contains a fully differential input (VINP/VINN) to the sample and hold amplifier (SHA). The ideal full-scale input voltage is 1.45V, centered at the VCM voltage of 0.535V as shown in Figure 6.




Figure 30. Analog Input Range

Best performance is obtained when the analog inputs are driven differentially. The common mode output voltage, VCM, should be used to properly bias each input as shown in Figures 31 through 33. An RF transformer will give the best noise and distortion performance for wideband and/or high intermediate frequency (IF) inputs. Two different transformer input schemes are shown in Figures 31 and 32.




Figure 31. Transformer Input




Figure 32. Transmission-line Transformer Input for High IF Applications

A back-to-back transformer scheme is used to improve common mode rejection, which keeps the common mode level of the input matched to VCM. The value of the shunt resistor should be determined based on the desired load impedance. The differential input resistance of the KAD5514P is  $500\Omega$ .

The SHA design uses a switched capacitor input stage, which creates charge kick-back when the sampling capacitance is reconnected to the input voltage. This kick-back creates a disturbance at the input which must settle before the next sampling point. Lower source impedance will result in faster settling and improved performance. Therefore a 1:1 transformer and low shunt resistance are recommended for optimal performance.




Figure 33. Differential Amplifier Input

A differential amplifier, as shown in Figure 33, can be used in applications that require dc-coupling. In this configuration the amplifier will typically dominate the achievable SNR and distortion performance.

## **Clock Input**

The clock input circuit is a differential pair (see Figure 36). Driving these inputs with a high level (up to 1.8V<sub>PP</sub> on each input) sine or square wave will provide the lowest jitter performance. A transformer with 4:1 impedance ratio will provide increased drive levels.

The recommended drive circuit is shown in Figure 34. The clock can be driven single-ended, but this will reduce the edge rate and may impact SNR performance. The clock inputs are internally self-biased to AVDD/2 to facilitate ac coupling.




Figure 9. Recommended Clock drive

A selectable 2X/4X divider is provided in series with the clock input. The divider can be used in the 2X mode with a sample clock equal to twice the desired sample rate. This will result in a clock input with 50% duty cycle and will maximize the converter's performance.

CLKDIV Pin	Divide Ratio
AVSS	2
Float	1
AVDD	4

Table 2. CLKDIV Pin Settings

The clock divider can also be controlled through the SPI port, which overrides the CLKDIV pin setting. Details on this are contained in the **Serial Peripheral Interface** section.

A delay-locked loop (DLL) generates internal clock signals for various stages within the charge pipeline. If the frequency of the input clock changes, the DLL may take up to 52µs to regain lock at 250MSPS. The lock time is inversely proportional to the sample rate.

#### **Jitter**

In a sampled data system, clock jitter directly impacts the achievable SNR performance. The theoretical relationship between clock jitter (t<sub>J</sub>) and SNR is shown in Equation 1 and is illustrated in Figure 10.

$$SNR = 20 \log_{10} \left( \frac{1}{2\pi f_{IN} t_J} \right)$$

Equation 1.




Figure 10. SNR vs. Clock Jitter

This relationship shows the SNR that would be achieved if clock jitter were the only non-ideal factor. In reality, achievable SNR is limited by internal factors such as linearity, aperture jitter and thermal noise. Internal aperture jitter is the uncertainty in the sampling instant shown in Figure 1. The internal aperture jitter combines with the input clock jitter in a root-sum-square fashion, since they are not statistically correlated, and this determines the total jitter in the system. The total jitter, combined with other noise sources, then determines the achievable SNR.

#### **Voltage Reference**

A temperature compensated voltage reference provides the reference charges used in the successive approximation operations. The full-scale range of each A/D is proportional to the reference voltage. The voltage reference is internally bypassed and is not accessible to the user.

## **Digital Outputs**

Output data is available as a parallel bus in LVDS-compatible or CMOS modes. Additionally, the data can be presented in either double data rate (DDR) or single data rate (SDR) formats. The even numbered output bits are active in DDR mode. When CLKOUT is

low the MSB and all odd bits are output, while on the high phase the LSB and all even bits are presented. Figures 1 and 2 show the timing relationships for LVDS/CMOS and DDR/SDR modes.

The 48-QFN package option contains seven LVDS outputs, and therefore can only support DDR mode.

Additionally, the drive current for LVDS mode can be set to a nominal 3.3 mA or a power-saving 2 mA. The lower current setting can be used in designs where the receiver is in close physical proximity to the ADC. The applicability of this setting is dependent upon the PCB layout, therefore the user should experiment to determine if performance degradation is observed.

The output mode and LVDS drive current are selected via the OUTMODE pin as shown in Table 3.

OUTMODE Pin	Mode
AVSS	LVCMOS
Float	LVDS, 3 mA
AVDD	LVDS, 2 mA

Table 3. OUTMODE Pin Settings

The output mode can also be controlled through the SPI port, which overrides the OUTMODE pin setting. Details on this are contained in the **Serial Peripheral Interface** section.

An external resistor creates the bias for the LVDS drivers. A  $10k\Omega$ , 1% resistor must be connected from the RLVDS pin to OVSS.

## **Power Dissipation**

The power dissipated by the KAD5514P is primarily dependent on the sample rate, but is also related to the input signal in CMOS output mode. There is a static bias in the analog supply, while the remaining power dissipation is linearly related to the sample rate. The output supply dissipation is approximately constant in LVDS mode, but linearly related to the clock frequency in CMOS mode. Figures 36 and 37 illustrate these relationships.




Figure 36. Power vs. Sample Rate, LVDS Mode




Figure 37. Power vs. Sample Rate, CMOS Mode

#### Nap/Sleep

Portions of the device may be shut down to save power during times when operation of the ADC is not required. Two power saving modes are available: nap, and sleep. Nap mode reduces power dissipation to 40mW and recovers to normal operation in approximately 1µs. Sleep mode reduces power dissipation to 10mW but requires 1ms to recover. The clock should remain running and at a fixed frequency during Nap or Sleep. Recovery time from Nap mode will increase if the clock is stopped, since the internal DLL can take up to 52µs to regain lock at 250MSPS.

By default after the device is powered on, the operational state is controlled by the NAPSLP pin as shown in Table 4.

NAPSLP Pin	Mode
AVSS	Normal
Float	Sleep
AVDD	Nap

**Table 4. NAPSLP Pin Settings** 

The power down mode can also be controlled through the SPI port, which overrides the NAPSLP pin setting. Details on this are contained in the **Serial Peripheral Interface** section. This is an indexed function when controlled from the SPI, but a global function when driven from the pin.

#### **Data Format**

Output data can be presented in three formats: two's complement, Gray code and offset binary. The data format is selected via the OUTFMT pin as shown in Table 5.

OUTFMT Pin	Mode
AVSS	Offset Binary
Float	Two's Complement
AVDD	Gray Code

Table 5. OUTFMT Pin Settings

The data format can also be controlled through the SPI port, which overrides the OUTFMT pin setting. Details on this are contained in the **Serial Peripheral Interface** section.

Offset binary coding maps the most negative input voltage to code 0x000 (all zeros) and the most positive input to 0xFFF (all ones). Two's complement coding simply complements the MSB of the offset binary representation.

When calculating Gray code the MSB is unchanged. The remaining bits are computed as the XOR of the current bit position and the next most significant bit. Figure 38 shows this operation.




Figure 38. Binary to Gray Code Conversion

Converting back to offset binary from gray code must be done recursively, using the result of each bit for the next lower bit as shown in Figure 39.




Figure 39. Gray Code to Binary Conversion

Mapping of the input voltage to the various data formats is shown in Table 6.

Input Voltage	Offset Binary	Two's Complement	Gray Code
-Full Scale	00000000000000	10000000000000	000000000000000000000000000000000000000
-Full Scale + 1LSB	0000000000001	1000000000001	0000000000001
Mid-Scale	10000000000000	00000000000000	11000000000000
+Full Scale - 1LSB	111111111111110	01111111111110	1000000000001
+Full Scale	111111111111111	01111111111111	1000000000000

Table 5. Input Voltage to Output Code Mapping

## Serial Peripheral Interface

A serial peripheral interface (SPI) bus is used to facilitate configuration of the device and to optimize performance. The SPI bus consists of chip select (CSB), serial clock (SCLK) and serial data input/output (SDIO). The maximum SCLK rate is equal to the ADC sample rate ( $f_{SAMPLE}$ ) divided by 16 for write operations and  $f_{SAMPLE}$  divided by 66 for reads. At  $f_{SAMPLE}$  = 250MHz, maximum SCLK is 15.63MHz for writing and 3.79MHz for write operations. There is no minimum SCLK rate.

The following sections describe various registers that are used to configure the SPI or adjust performance

or functional parameters. Many registers in the available address space (0x00 to 0xFF) are not defined in this document. Additionally, within a defined register there may be certain bits or bit combinations that are reserved. Undefined registers and undefined values within defined registers are reserved and should not be selected. Setting any reserved register or value may produce indeterminate results.

#### **SPI Physical Interface**

The SPI port operates in a half or full duplex master/slave configuration, with the KAD5514P functioning as a slave. Multiple slave devices can interface to a single master. The chip-select bar (CSB) pin determines when a slave device is being addressed. Multiple slave devices can be written to concurrently, but only one slave device can be read from at a given time. If multiple slave devices are selected for reading at the same time, the results will be indeterminate.

The serial clock pin (SCLK) provides synchronization for the data transfer. By default, all data is presented on the serial data input/output (SDIO) pin. The state of the SDIO pin is set automatically in the communication protocol (described below). A dedicated serial data output pin (SDO) can be activated by setting 0x00[7] high to allow operation in full duplex mode.

The communication protocol begins with an instruction/address phase. The first rising SCLK edge following a high to low transition on CSB determines the beginning of the two-byte instruction/address com-

mand. Data can be presented in MSB-first order or LSB-first order. The default is MSB-first, but this can be changed by setting 0x00[6] high. Figures 40 and 41 show the appropriate bit ordering for the MSB-first and LSB-first modes, respectively. In MSB-first mode the address is incremented for multi-byte transfers, while in LSB-first mode it's decremented.

In the default mode the MSB is R/W, which determines if the data is to be read (active high) or written. The next two bits, W1 and W0, determine the number of data bytes to be read or written (see Table 6). The lower 13 bits contain the first address for the data transfer. This relationship is illustrated in Figure 42, and timing values are given in the **Switching Specifications** section.

After the instruction/address bytes have been read, the appropriate number of data bytes are written to or read from the ADC (based on the R/W bit status). The data transfer will continue as long as CSB remains low and SCLK is active. Stalling of the CSB pin is allowed at any byte boundary (instruction/address or data) if the number of bytes being transferred is three or less. For transfers of four bytes or more, CSB is allowed stall in the middle of the instruction/address bytes or before the first data byte. If CSB transitions to a high state after that point the state machine will reset and terminate the data transfer.




Figure 12. LSB-First Addressing

[W1:W0]	Bytes Transferred
00	1
01	2
10	3
11	4 or more

Table 6. Byte Transfer Selection

Figures 14 and 15 illustrate the timing relationships for 2-byte and N-byte transfers, respectively. The operation for a 3-byte transfer can be inferred from these diagrams.

#### **SPI** Configuration

#### Address 0x00: chip\_port\_config

Bit ordering and SPI reset are controlled by this register. Bit order can be selected as MSB to LSB (MSB first)

or LSB to MSB (LSB first) to accommodate various microcontrollers.

- Bit 7 SDO Active
- Bit 6 LSB First

Setting this bit high configures the SPI to interpret serial data as arriving in LSB to MSB order.

Bit 5 Soft Reset

Setting this bit high resets all SPI registers to default values.

Bit 4 Reserved

This bit should always be set high.

Bits 3:0 These bits should always mirror bits 4:7 to avoid ambiguity in bit ordering.




Figure 15. N-Byte Transfer

#### Address 0x02: burst end

If a series of sequential registers are to be set, burst mode can improve throughput by eliminating redundant addressing. In 3-wire SPI mode the burst is ended by pulling the CSB pin high. If the device is operated in 2-wire mode the CSB pin is not available. In that case, setting the burst\_end address determines the end of the transfer. During a write operation, the user must be cautious to transmit the correct number of bytes based on the starting and ending addresses.

Bits 7:0 Burst End Address

This register value determines the ending address of the burst data.

#### **DUT Information**

Address 0x08: chip\_id
Address 0x09: chip\_version

The generic die identifier and a revision number, respectively, can be read from these two registers.

#### Indexed DUT Configuration/Control

#### Address 0x10: device\_index\_A

A common SPI map, which can accommodate single-channel or multi-channel devices, is used for all Kenet ADC products. Certain configuration commands (identified as Indexed in the SPI map) can be executed on a per-converter basis. This register determines which converter is being addressed for an Indexed command. It is important to note that only a single converter can be addressed at a time.

This register defaults to 00h, indicating that no ADC is addressed. Single-channel ADCs must set Bit 0 of this register high in order to execute any Indexed commands.

Address 0x20: offset\_coarse Address 0x21: offset fine

The input offset of the ADC core can be adjusted in fine and coarse steps. Both adjustments are made via an 8-bit word as detailed in Table 7. The data format is twos complement.

The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.

Parameter	0x20[7:0] Coarse Offset	0x21[7:0] Fine Offset
Steps	256	256
-Full Scale (0x80)	-24.0mV	-1.7mV
Mid-Scale (0x00)	0.0mV	0.0mV
+Full Scale (0x7F)	+23.8mV	+1.7mV
Nominal Step Size	187.5μV	13.3µV

Table 7. Offset Adjustments

Address 0x22: gain\_coarse Address 0x23: gain\_medium Address 0x24: gain\_fine

Gain of the ADC core can be adjusted in coarse, medium and fine steps. Coarse gain is a 4-bit adjustment while medium and fine are 8-bit. The data format is twos complement for all three registers.

The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.

Parameter	0x22[3:0] Coarse Gain
Steps	16
-Full Scale (0x08)	-11.2%
Mid-Scale (0x00)	0.0%
+Full Scale (0x07)	+9.8%
Nominal Step Size	1.4%

Table 8. Coarse Gain Adjustment

Parameter	0x23[7:0] Medium Gain	0x24[7:0] Fine Gain
Steps	256	256
-Full Scale (0x80)	-10.56%	-1.06%
Mid-Scale (0x00)	0.0%	0.0%
+Full Scale (0x7F)	+10.48%	+1.05%
Nominal Step Size	0.0825%	0.00825%

Table 9. Medium and Fine Gain Adjustments
Address 0x25: modes

Two distinct reduced power modes can be selected. By default, the tri-level NAPSLP pin can select normal

operation, nap or sleep modes (refer to **Nap/Sleep** section). This functionality can be overridden and controlled through the SPI. This is an indexed function when controlled from the SPI, but a global function when driven from the pin. This register is not changed by a Soft Reset.

Value	0x25[2:0] Power Down Mode
000	Pin Control
001	Normal Operation
010	Nap Mode
100	Sleep Mode

Table 10. Power Down Control

#### Global DUT Configuration/Control

#### Address 0x71: phase\_slip

When using a clock divider, it's not possible to determine the synchronization of the incoming and divided clock phases. This is particularly important when multiple ADCs are used in a time-interleaved system. The phase slip feature allows the rising edge of the divided clock to be advanced by one input clock cycle, as shown in Figure 45.




Figure 45. Phase Slip

#### Address 0x72: clock\_divide

The KAD5514P has a selectable clock divider that can be set to divide by four, two or one (no division). By default, the tri-level CLKDIV pin selects the divisor (refer to **Clock Input** section). This functionality can be overridden and controlled through the SPI, as shown in Table 11. This register is not changed by a Soft Reset.

Value	0x72[2:0] Clock Divider
000	Pin Control
001	Divide by 1
010	Divide by 2
100	Divide by 4

Table 11. Clock Divider Selection

#### Address 0x73: output mode A

The output\_mode\_A register controls the physical output format of the data, as well as the logical coding. The KAD5514P can present output data in two physical formats: LVDS or LVCMOS. Additionally, the drive strength in LVDS mode can be set high (3mA) or low (2mA). By default, the tri-level OUTMODE pin selects the mode and drive level (refer to **Digital Outputs** section). This functionality can be overridden and controlled through the SPI, as shown in Table 12.

Data can be coded in three possible formats: two's complement, Gray code or offset binary. By default, the tri-level OUTFMT pin selects the data format (refer to **Data Format** section). This functionality can be overridden and controlled through the SPI, as shown in Table 13.

This register is not changed by a Soft Reset.

Value	0x93[7:5] Output Mode
000	Pin Control
001	LVD\$ 2mA
010	LVD\$ 3mA
100	LVCMOS

Table 12. Output Mode Control

Value	0x93[2:0] Output Format	
000	Pin Control	
001	Two's Complement	
010	Gray Code	
100	Offset Binary	

Table 13. Output Format Control

Address 0x74: output\_mode\_B Address 0x75: config\_status

Bit 6 DLL Range

This bit sets the DLL operating range to fast (TBD2MSPS to 250MSPS) or slow (40 to TBD1MSPS).

#### Bit 4 DDR Enable

Setting this bit enables Double Data-Rate mode.

The output\_mode\_B and config\_status registers are used in conjunction to enable DDR mode and select the frequency range of the DLL clock generator. The method of setting these options is different from the other registers.




Figure 46. Setting output\_mode\_B register

The procedure for setting output\_mode\_B is shown in Figure 46. Read the contents of output\_mode\_B and config\_status and XOR them. Then XOR this result with the desired value for output\_mode\_B and write that XOR result to the register.

#### **DUT Test**

The KAD5514P can produce preset or user defined patterns on the digital outputs to facilitate in-situ testing. A static word can be placed on the output bus, or two different words can alternate. In the alternate mode, the values defined as Word 1 and Word 2 (as shown in Table 13) are set on the output bus on alternating clock phases.

#### Address 0xC0: test io

#### Bits 7:6 User Test Mode

These bits set the test mode to static (0x00) or alternate (0x01) mode. Other values are reserved.

The four LSBs in this register (Output Test Mode) determine the test pattern in combination with registers 0xC2 through 0xC5. Refer to Table 14.

Value	0xC0[3:0] Output Test Mode	Word 1	Word 2
0000	Off		
0001	Midscale	0x8000	N/A
0010	Positive Full-Scale	0xFFFF	N/A
0011	Negative Full-Scale	0x0000	N/A
0100	Checkerboard	0xAAAA	0x5555
0101	Reserved	N/A	N/A
0110	Reserved	N/A	N/A
0111	One/Zero	0xFFFF	0x0000
1000	User Pattern	user_patt1	user_patt2

#### Table 14. Output Test Modes

Address 0xC2: user\_patt1\_lsb Address 0xC3: user\_patt1\_msb

These registers define the lower and upper eight bits, respectively, of the first user-defined test word.

Address 0xC2: user\_patt2\_lsb Address 0xC3: user\_patt2\_msb

These registers define the lower and upper eight bits, respectively, of the second user-defined test word.

# **SPI Memory Map**

	Addr (Hex)	Parameter Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O (LSB)	Def. Value (Hex)	Indexed/ Global
Ö	00	port_config	SDO Active	LSB First	Soft Reset			Mirror (bit5)	Mirror (bit6)	Mirror (bit7)	00h	G
SPI Config	01	reserved		•		Res	erved		, ,			
$\overline{\circ}$	02	burst_end				Burst end	address [7:0]				00h	G
SP	03-07	reserved	Reserved									
DUT	08	chip_id		Chip ID #							Read only	G
	09	chip_version				Chip \	/ersion #				Read only	G
	10	device_index_A			Res	erved			ADC01	ADC00	00h	
_	11-1F	reserved	Reserved									
) tro	20	offset_coarse					se Offset				cal. value	
Ö	21	offset_fine	Fine Offset							cal. value	1	
g/g	22	gain_coarse		Reserved Coarse Gain						cal. value		
u	23	gain_medium					Jm Gain				cal. value	
ő	24 25	gain_fine				Fine	e Gain	In	A4I - 10-01		cal. value	
Indexed DUT Config/Control	25	modes		Power Down Mode [2:0]  000=Pin Control  001=Normal Operation 010=Nap 100=Sleep other codes=reserved						00h NOT affected by Soft Reset	1	
	26-5F	reserved				Per	erved	011101 00400	1000.700			
	60-6F	reserved					erved					
	70	reserved					erved					
	71	phase_slip				Reserved	ervea			Next Clock	00h	G
	/ !	pridac_slip				Reserved				Edge	0011	O
Global DUT Config/Control	72	clock_divide	Clock Divide [2:0]  000=Pin Control  001=divide by 1  010=divide by 2  100=divide by 4  other codes=reserved						00h NOT affected by Soft Reset	G		
	73	output_mode_A	Output Mode 000=Pin Con 001=LVDS 2n 010=LVDS 3n 100=LVCMO other codes	trol nA nA S				Output Form 000=Pin Cor 001=Twos Co 010=Gray Co 100=Offset Bo other codes	nat [2:0] ntrol omplement ode sinary		00h NOT affected by Soft Reset	G
	74	output_mode_B		O=fast 1=slow		DDR Enable					00h NOT affected by Soft Reset	G
	75 76-BF	config_status reserved		XOR Result		XOR Result	erved				Read Only	G
	C0		User Test Mo	de [3·01	Reset PN	Reset PN	Output Test Mode [3:0]				00h	G
DUT Test	Cu	test_io	00=Single 01=Alternate 10=Single Or 11=Alternate	e nce	Long Gen	Short Gen	0=Off 1=Midscale 2=+FS Short 3=-FS Short 4=Checker 5=reserved 6=reserved	7=One/Zero Word Toggle scale Short 8=User Input hort 9-15=reserved hort ker Board ved		uun	9	
	C1	Reserved	Reserved						00h	G		
	C2	user_patt1_lsb	B7	B6	B5	B4	В3	B2	B1	ВО	00h	G
	C3	user_patt1_msb	B15	B14	B13	B12	B11	B10	B9	B8	00h	G
	C4	user_patt2_lsb	B7	B6	B5	B4	В3	B2	B1	ВО	00h	G
	C5	user_patt2_msb	B15	B14	B13	B12	B11	B10	В9	B8	00h	G
1	C6-FF	reserved	Reserved									

Table 15. SPI Memory Map

## **Equivalent Circuits**




Figure 47. Analog Inputs




Figure 48. Clock Inputs




Figure 49. Tri-Level Digital Inputs




Figure 50. Digital Inputs




Figure 51. LVDS Outputs




Figure 52. CMOS Outputs




Figure 53. VCM OUT Output

## **Layout Considerations**

## **Split Ground and Power Planes**

Data converters operating at high sampling frequencies require extra care in PC board layout. Many complex board designs benefit from isolating the analog and digital sections. Analog supply and ground planes should be laid out under signal and clock inputs. Locate the digital planes under outputs and logic pins. Grounds should be joined under the chip.

#### **Clock Input Considerations**

Use matched transmission lines to the transformer inputs for the analog input and clock signals. Locate transformers and terminations as close to the chip as possible.

#### **Exposed Paddle**

The exposed paddle must be electrically connected to analog ground (AVSS) and should be connected to a large copper plane using numerous vias for optimal thermal performance.

#### Bypass and Filtering

Bulk capacitors should have low equivalent series resistance. Tantalum is a good choice. For best performance, keep ceramic bypass capacitors very close to device pins. Longer traces will increase inductance, resulting in diminished dynamic performance and accuracy. Make sure that connections to ground are direct and low impedance. Avoid forming ground loops.

#### LVDS Outputs

Output traces and connections must be designed for  $50\Omega$  ( $100\Omega$  differential) characteristic impedance. Keep traces direct and minimize bends where possible. Avoid crossing ground and power plane breaks with signal traces.

#### **LVCMOS Outputs**

Output traces and connections must be designed for  $50\Omega$  characteristic impedance.

#### **Unused Inputs**

Standard logic inputs (RESETN, CSB, SCLK, SDIO, SDO) which will not be operated do not require connection to ensure optimal ADC performance. These inputs can be left floating if they are not used. Tri-level inputs (NAPSLP, OUTMODE, OUTFMT, CLKDIV) accept a floating input as a valid state, and therefore should be biased according to the desired functionality.

#### **Definitions**

**Analog Input Bandwidth** is the analog input frequency at which the spectral output power at the fundamental frequency (as determined by FFT analysis) is reduced by 3dB from its full-scale low-frequency value. This is also referred to as Full Power Bandwidth.

Aperture Delay or Sampling Delay is the time required after the rise of the clock input for the sampling switch to open, at which time the signal is held for conversion.

**Aperture Jitter** is the RMS variation in aperture delay for a set of samples.

**Clock Duty Cycle** is the ratio of the time the clock wave is at logic high to the total time of one clock period.

**Differential Non-Linearity (DNL)** is the deviation of any code width from an ideal 1 LSB step.

**Effective Number of Bits (ENOB)** is an alternate method of specifying Signal to Noise-and-Distortion Ratio (SINAD). In dB, it is calculated as: ENOB = (SINAD-1.76) / 6.02

**Gain Error** is the ratio of the difference between the voltages that cause the lowest and highest code transitions to the full-scale voltage (less 2 LSB). It is typically expressed in percent.

**Integral Non-Linearity (INL)** is the deviation of each individual code from a line drawn from negative full-scale (1/2 LSB below the first code transition) through positive full-scale (1/2 LSB above the last code transition). The deviation of any given code from this line is measured from the center of that code.

**Least Significant Bit (LSB)** is the bit that has the smallest value or weight in a digital word. Its value in terms of input voltage is  $V_{FS}/(2^{N}-1)$  where N is the resolution in bits.

**Missing Codes** are output codes that are skipped and will never appear at the ADC output. These codes cannot be reached with any input value.

**Most Significant Bit (MSB)** is the bit that has the largest value or weight.

**Pipeline Delay** is the number of clock cycles between the initiation of a conversion and the appearance at the output pins of the data.

**Power Supply Rejection Ratio (PSRR)** is the ratio of a change in input voltage necessary to correct a change in output code that results from a change in power supply voltage.

**Signal to Noise-and-Distortion (SINAD)** is the ratio of the RMS signal amplitude to the RMS value of the sum of all other spectral components below one half the clock frequency, including harmonics but excluding DC.

**Signal-to-Noise Ratio** (without Harmonics) is the ratio of the RMS signal amplitude to the sum of all other spectral components below one-half the sampling frequency, excluding harmonics and DC.

SNR and SINAD are either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the converter's full-scale input power is used as the reference.

**Spurious-Free-Dynamic Range (SFDR)** is the ratio of the RMS signal amplitude to the RMS value of the peak spurious spectral component. The peak spurious spectral component may or may not be a harmonic.

**Two-Tone SFDR** is the ratio of the RMS value of the lowest power input tone to the RMS value of the peak spurious component, which may or may not be an IMD product.

#### **Outline Dimensions—72QFN**





Figure 23. 72QFN Dimensions

## **Outline Dimensions—48QFN**



NOTE:
1) TSLP AND SLP SHARE THE SAME EXPOSE DUTLINE
BUT WITH DIFFERENT THICKNESS:

		TSLP	SLP
	MAX.	0.800	0.900
ΙA	N□M.	0.750	0.850
	MIN.	0.700	0.800




Figure 24. 48QFN Dimensions

## **Ordering Guide**



The KAD5514P is compliant with EU directive 2002/95/EC regarding the Restriction of Hazardous Substances (RoHS). Contact Kenet for a materials declaration for this product.

Model	Speed	Package	Temp. Range	
KAD5514P-25Q72	250MSPS	72-QFN	-40°C to +85°C	
KAD5514P-21Q72	210MSPS	72-QFN	-40°C to +85°C	
KAD5514P-17Q72	170MSPS	72-QFN	-40°C to +85°C	
KAD5514P-12Q72	125MSPS	72-QFN	-40°C to +85°C	
KAD5514P-25Q48	250MSPS	48-QFN	-40°C to +85°C	
KAD5514P-21Q48	210MSPS	48-QFN	-40°C to +85°C	
KAD5514P-17Q48	170MSPS	48-QFN	-40°C to +85°C	
KAD5514P-12Q48	125MSPS	48-QFN	-40°C to +85°C	

## **Revision History**

14-May-07:	Rev 0.1	Updated to new format
------------	---------	-----------------------

21-Jun-07: Rev 0.2 Errata Updated

13-Aug-07: Rev 0.3 Content/specification updates 07-Dec-07: Rev 0.4 Content/specification updates

21-Feb-08: Rev 0.5 Updated specifications, added functional descriptions

03-Mar-08 Rev 0.5.1 Typographical corrections

## **Preliminary Datasheet**

This datasheet contains preliminary technical data, which is subject to change without notice. Contact Kenet prior to initiating design activity using this product.