

# Single-Supply, Rail-to-Rail, Low Power FET-Input Op Amp AD820

#### **FEATURES**

**True single-supply operation Output swings rail-to-rail** Input voltage range extends below ground Single-supply capability from 5 V to 36 V Dual-supply capability from ±2.5 V to ±18 V **Excellent load drive** Capacitive load drive up to 350 pF Minimum output current of 15 mA Excellent ac performance for low power 800 µA maximum quiescent current Unity gain bandwidth: 1.8 MHz Slew rate of 3.0 V/µs **Excellent dc performance** 800 µV maximum input offset voltage 1 µV/°C typical offset voltage drift 25 pA maximum input bias current Low noise 13 nV/√Hz @ 10 kHz

#### **APPLICATIONS**

Battery-powered precision instrumentation Photodiode preamps Active filters 12- to 14-bit data acquisition systems Medical instrumentation Low power references and regulators

#### **GENERAL DESCRIPTION**


The AD820 is a precision, low power FET input op amp that can operate from a single supply of 5.0 V to 36 V, or dual supplies of  $\pm 2.5$  V to  $\pm 18$  V. It has true single-supply capability, with an input voltage range extending below the negative rail, allowing the AD820 to accommodate input signals below ground in the single-supply mode. Output voltage swing extends to within 10 mV of each rail, providing the maximum output dynamic range.


Offset voltage of 800  $\mu$ V maximum, offset voltage drift of 1  $\mu$ V/°C, typical input bias currents below 25 pA, and low input voltage noise provide dc precision with source impedances up to 1 G $\Omega$ . 1.8 MHz unity gain bandwidth, –93 dB THD at 10 kHz, and 3 V/ $\mu$ s slew rate are provided for a low supply current of 800  $\mu$ A. The AD820 drives up to 350 pF of direct capacitive load and provides a minimum output current of 15 mA. This allows the amplifier to handle a wide range of load conditions. This combination of ac and dc performance, plus the outstanding load drive capability, results in an exceptionally versatile amplifier for the single-supply user.

#### Rev. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### **PIN CONFIGURATIONS**





The AD820 is available in two performance grades. The A and B grades are rated over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C. The AD820 is offered in two 8-lead package options: plastic DIP (PDIP) and surface mount (SOIC).




Figure 3. Gain of 2 Amplifier;  $V_S = 5 V$ , 0 V,  $V_{IN} = 2.5 V$  Sine Centered at 1.25 V

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©1996–2007 Analog Devices, Inc. All rights reserved.

# TABLE OF CONTENTS

Features	1
Applications	1
Pin Configurations	1
General Description	1
Revision History	2
Specifications	
Absolute Maximum Ratings	9
ESD Caution	9
Typical Performance Characteristics	
Application Notes	16

### **REVISION HISTORY**

2/07—Rev. D to Rev. E	
Updated Format	Universal
Updated Outline Dimensions	
Changes to the Ordering Guide	

### 5/02—Rev. C to Rev. D

Change to SOIC Package (R-8) Drawing	
Edits to Features	
Edits to Product Description	1
Delete Specifications for AD820A-3 V	5
Edits to Ordering Guide	6
Edits to Typical Performance Characteristics	8

Input Characteristics	16
Output Characteristics	17
Offset Voltage Adjustment	
Applications	19
Single Supply Half-Wave and Full-Wave Rectifiers	19
4.5 V Low Dropout, Low Power Reference	19
Low Power 3-Pole Sallen Key Low-Pass Filter	20
Outline Dimensions	21
Ordering Guide	22

### **SPECIFICATIONS**

 $V_{\text{S}}$  = 0 V, 5 V @  $T_{\text{A}}$  = 25°C,  $V_{\text{CM}}$  = 0 V,  $V_{\text{OUT}}$  = 0.2 V, unless otherwise noted.

#### Table 1.

		AD820A				AD820B		
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
DC PERFORMANCE								
Initial Offset			0.1	0.8		0.1	0.4	mV
Maximum Offset over Temperature			0.5	1.2		0.5	0.9	mV
Offset Drift			2			2		μV/°C
Input Bias Current	$V_{CM} = 0 V \text{ to } 4 V$		2	25		2	10	pА
at T <sub>MAX</sub>			0.5	5		0.5	2.5	nA
Input Offset Current			2	20		2	10	pА
at T <sub>MAX</sub>			0.5			0.5		nA
Open-Loop Gain	$V_{OUT} = 0.2 V \text{ to } 4 V$							
T <sub>MIN</sub> to T <sub>MAX</sub>	$R_L = 100 \ k\Omega$	400	1000		500	1000		V/mV
		400			400			V/mV
T <sub>MIN</sub> to T <sub>MAX</sub>	$R_L = 10 \ k\Omega$	80	150		80	150		V/mV
		80			80			V/mV
T <sub>MIN</sub> to T <sub>MAX</sub>	$R_L = 1 \ k\Omega$	15	30		15	30		V/mV
		10			10			V/mV
NOISE/HARMONIC PERFORMANCE								
Input Voltage Noise								
0.1 Hz to 10 Hz			2			2		μV p-p
f = 10 Hz			25			25		nV/√Hz
f = 100 Hz			21			21		nV/√Hz
f = 1 kHz			16			16		nV/√Hz
f = 10 kHz			13			13		nV/√Hz
Input Current Noise								
0.1 Hz to 10 Hz			18			18		fA p-p
f = 1 kHz			0.8			0.8		fA/√Hz
Harmonic Distortion	$R_L = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$							
f = 10 kHz	$V_{OUT} = 0.25 V \text{ to } 4.75 V$		-93			-93		dB
DYNAMIC PERFORMANCE								
Unity Gain Frequency			1.8			1.8		MHz
Full Power Response	V <sub>оит</sub> p-p = 4.5 V		210			210		kHz
Slew Rate			3			3		V/µs
Settling Time								
to 0.1%	$V_{OUT} = 0.2 V \text{ to } 4.5 V$		1.4			1.4		μs
to 0.01%			1.8			1.8		μs
INPUT CHARACTERISTICS								
Common-Mode Voltage Range <sup>1</sup>		-0.2		+4	-0.2		+4	V
T <sub>MIN</sub> to T <sub>MAX</sub>		-0.2		+4	-0.2		+4	V
CMRR	$V_{CM} = 0 V$ to 2 V	66	80		72	80		dB
T <sub>MIN</sub> to T <sub>MAX</sub>		66			66			dB
Input Impedance								
Differential			10 <sup>13</sup>   0.5			10 <sup>13</sup>   0.5	5	Ω∥pF
Common Mode			10 <sup>13</sup>   2.8			10 <sup>13</sup>   2.8		Ω  pF

		AD820A						
Parameter	Conditions	Min	Тур	Max	Min	Тур	Мах	Unit
OUTPUT CHARACTERISTICS								
Output Saturation Voltage <sup>2</sup>								
$V_{OL} - V_{EE}$	I <sub>SINK</sub> = 20 μA		5	7		5	7	mV
T <sub>MIN</sub> to T <sub>MAX</sub>				10			10	mV
V <sub>CC</sub> – V <sub>OH</sub>	$I_{SOURCE} = 20 \ \mu A$		10	14		10	14	mV
T <sub>MIN</sub> to T <sub>MAX</sub>				20			20	mV
$V_{OL} - V_{EE}$	$I_{SINK} = 2 \text{ mA}$		40	55		40	55	mV
T <sub>MIN</sub> to T <sub>MAX</sub>				80			80	mV
V <sub>CC</sub> – V <sub>OH</sub>	$I_{SOURCE} = 2 \text{ mA}$		80	110		80	110	mV
T <sub>MIN</sub> to T <sub>MAX</sub>				160			160	mV
$V_{OL} - V_{EE}$	I <sub>SINK</sub> = 15 mA		300	500		300	500	mV
T <sub>MIN</sub> to T <sub>MAX</sub>				1000			1000	mV
V <sub>CC</sub> – V <sub>OH</sub>	$I_{SOURCE} = 15 \text{ mA}$		800	1500		800	1500	mV
T <sub>MIN</sub> to T <sub>MAX</sub>				1900			1900	mV
Operating Output Current		15			15			mA
T <sub>MIN</sub> to T <sub>MAX</sub>		12			12			mA
Short-Circuit Current			25			25		mA
Capacitive Load Drive			350			350		рF
POWER SUPPLY								
Quiescent Current	T <sub>MIN</sub> to T <sub>MAX</sub>		620	800		620	800	μΑ
Power Supply Rejection	$V_{s}$ + = 5 V to 15 V	70	80		66	80		dB
T <sub>MIN</sub> to T <sub>MAX</sub>		70			66			dB

<sup>1</sup> This is a functional specification. Amplifier bandwidth decreases when the input common-mode voltage is driven in the range (+  $V_S - 1 V$ ) to + $V_S$ . Common-mode error voltage is typically less than 5 mV with the common-mode voltage set at 1 V below the positive supply. <sup>2</sup>  $V_{OL} - V_{EE}$  is defined as the difference between the lowest possible output voltage ( $V_{OL}$ ) and the minus voltage supply rail ( $V_{EE}$ ).  $V_{CC} - V_{OH}$  is defined as the difference between the highest possible output voltage ( $V_{CC}$ ).

 $V_{\text{S}}=\pm5$  V @  $T_{\text{A}}=25^{\circ}\text{C},$   $V_{\text{CM}}=0$  V,  $V_{\text{OUT}}=0$  V, unless otherwise noted.

#### Table 2.

		AD820A				AD820B			
Parameter	Conditions	Min	Тур	Max	Min	Тур	Мах	Unit	
DC PERFORMANCE									
Initial Offset			0.1	0.8		0.3	0.4	mV	
Maximum Offset over Temperature			0.5	1.5		0.5	1	mV	
Offset Drift			2			2		μV/°C	
Input Bias Current	$V_{CM} = -5 V \text{ to } 4 V$		2	25		2	10	pА	
at T <sub>MAX</sub>			0.5	5		0.5	2.5	nA	
Input Offset Current			2	20		2	10	pА	
at T <sub>MAX</sub>			0.5			0.5		nA	
Open-Loop Gain	$V_{OUT} = 4 V \text{ to } -4 V$								
	$R_L = 100 \ k\Omega$	400	1000		400	1000		V/mV	
T <sub>MIN</sub> to T <sub>MAX</sub>		400			400			V/mV	
	$R_L = 10 \ k\Omega$	80	150		80	150		V/mV	
T <sub>MIN</sub> to T <sub>MAX</sub>		80			80			V/mV	
	$R_L = 1 \ k\Omega$	20	30		20	30		V/mV	
T <sub>MIN</sub> to T <sub>MAX</sub>		10			10			V/mV	
NOISE/HARMONIC PERFORMANCE									
Input Voltage Noise									
0.1 Hz to 10 Hz			2			2		μV р-р	
f = 10 Hz			25			25		nV/√Hz	
f = 100 Hz			21			21		nV/√Hz	
f = 1  kHz			16			16		nV/√Hz	
f = 10 kHz			13			13		nV/√Hz	
Input Current Noise									
0.1 Hz to 10 Hz			18			18		fA p-p	
f = 1  kHz			0.8			0.8		fA/√Hz	
Harmonic Distortion	$R_L = 10 \ k\Omega$								
f = 10 kHz	$V_{OUT} = \pm 4.5 V$		-93			-93		dB	
DYNAMIC PERFORMANCE									
Unity Gain Frequency			1.9			1.8		MHz	
Full Power Response	V <sub>оит</sub> p-p = 9 V		105			105		kHz	
Slew Rate			3			3		V/µs	
Settling Time									
to 0.1%	$V_{OUT} = 0 V \text{ to } \pm 4.5 V$		1.4			1.4		μs	
to 0.01%			1.8			1.8		μs	
INPUT CHARACTERISTICS									
Common-Mode Voltage Range <sup>1</sup>		-5.2		+4	-5.2		+4	V	
T <sub>MIN</sub> to T <sub>MAX</sub>		-5.2		+4	-5.2		+4	V	
CMRR	$V_{CM} = -5 V \text{ to } +2 V$	66	80		72	80		dB	
T <sub>MIN</sub> to T <sub>MAX</sub>		66			66			dB	
Input Impedance									
Differential			10 <sup>13</sup>   0.5			10 <sup>13</sup>   0.5	5	Ω  pF	
Common Mode			10 <sup>13</sup>   2.8			10 <sup>13</sup>   2.8		Ω∥pF	

			AD820A			AD820B			
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit	
OUTPUT CHARACTERISTICS									
Output Saturation Voltage <sup>2</sup>									
$V_{OL} - V_{EE}$	$I_{SINK} = 20 \ \mu A$		5	7		5	7	mV	
T <sub>MIN</sub> to T <sub>MAX</sub>				10			10	mV	
$V_{CC} - V_{OH}$	$I_{SOURCE} = 20 \ \mu A$		10	14		10	14	mV	
T <sub>MIN</sub> to T <sub>MAX</sub>				20			20	mV	
$V_{OL} - V_{EE}$	$I_{SINK} = 2 \text{ mA}$		40	55		40	55	mV	
T <sub>MIN</sub> to T <sub>MAX</sub>				80			80	mV	
$V_{CC} - V_{OH}$	$I_{SOURCE} = 2 \text{ mA}$		80	110		80	110	mV	
T <sub>MIN</sub> to T <sub>MAX</sub>				160			160	mV	
V <sub>OL</sub> - V <sub>EE</sub>	$I_{SINK} = 15 \text{ mA}$		300	500		300	500	mV	
T <sub>MIN</sub> to T <sub>MAX</sub>				1000			1000	mV	
V <sub>CC</sub> — V <sub>OH</sub>	I <sub>SOURCE</sub> = 15 mA		800	1500		800	1500	mV	
T <sub>MIN</sub> to T <sub>MAX</sub>				1900			1900	mV	
Operating Output Current		15			15			mA	
T <sub>MIN</sub> to T <sub>MAX</sub>		12			12			mA	
Short-Circuit Current			30			30		mA	
Capacitive Load Drive			350			350		pF	
POWER SUPPLY									
Quiescent Current	T <sub>MIN</sub> to T <sub>MAX</sub>		650	800		620	800	μΑ	
Power Supply Rejection	$V_{s}$ + = 5 V to 15 V	70	80		70	80		dB	
T <sub>MIN</sub> to T <sub>MAX</sub>		70			70			dB	

<sup>1</sup> This is a functional specification. Amplifier bandwidth decreases when the input common-mode voltage is driven in the range (+ V<sub>S</sub> - 1 V) to +V<sub>S</sub>. Common-mode error voltage is typically less than 5 mV with the common-mode voltage set at 1 V below the positive supply. <sup>2</sup> V<sub>OL</sub> - V<sub>EE</sub> is defined as the difference between the lowest possible output voltage (V<sub>OL</sub>) and the minus voltage supply rail (V<sub>EE</sub>). V<sub>CC</sub> - V<sub>OH</sub> is defined as the difference

between the highest possible output voltage ( $V_{OH}$ ) and the positive supply voltage ( $V_{CC}$ ).

 $V_{\text{S}}=\pm 15$  V @  $T_{\text{A}}=25^{\circ}\text{C},$   $V_{\text{CM}}=0$  V,  $V_{\text{OUT}}=0$  V, unless otherwise noted.

#### Table 3.

	AD820A							
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
DC PERFORMANCE								
Initial Offset			0.4	2		0.3	1.0	mV
Maximum Offset over Temperature			0.5	3		0.5	2	mV
Offset Drift			2			2		μV/°C
Input Bias Current	$V_{CM} = 0 V$		2	25		2	10	pА
	$V_{CM} = -10 V$		40			40		pА
at T <sub>MAX</sub>	$V_{CM} = 0 V$		0.5	5		0.5	2.5	nA
Input Offset Current			2	20		2	10	pА
at T <sub>MAX</sub>			0.5			0.5		nA
Open-Loop Gain	$V_{OUT} = +10 V \text{ to } -10 V$							
	$R_L = 100 \ k\Omega$	500	2000		500	2000		V/mV
T <sub>MIN</sub> to T <sub>MAX</sub>		500			500			V/mV
	$R_L = 10 \ k\Omega$	100	500		100	500		V/mV
T <sub>MIN</sub> to T <sub>MAX</sub>		100			100			V/mV
	$R_L = 1 \ k\Omega$	30	45		30	45		V/mV
T <sub>MIN</sub> to T <sub>MAX</sub>		20			20			V/mV
NOISE/HARMONIC PERFORMANCE								
Input Voltage Noise								
0.1 Hz to 10 Hz			2			2		μV р-р
f = 10 Hz			25			25		nV/√Hz
f = 100 Hz			21			21		nV/√Hz
f = 1 kHz			16			16		nV/√Hz
f = 10 kHz			13			13		nV/√Hz
Input Current Noise								
0.1 Hz to 10 Hz			18			18		fA p-p
f = 1 kHz			0.8			0.8		fA/√Hz
Harmonic Distortion	$R_L = 10 \text{ k}\Omega$							
f = 10 kHz	$V_{OUT} = \pm 10 V$		-85			-85		dB
DYNAMIC PERFORMANCE								
Unity Gain Frequency			1.9			1.9		MHz
Full Power Response	V <sub>OUT</sub> p-p = 20 V		45			45		kHz
Slew Rate			3			3		V/µs
Settling Time								
to 0.1%	$V_{OUT} = 0 V \text{ to } \pm 10 V$		4.1			4.1		μs
to 0.01%			4.5			4.5		μs
INPUT CHARACTERISTICS								1
Common-Mode Voltage Range <sup>1</sup>		-15.2		+14	-15.2		+14	v
		-15.2		+14	-15.2		+14	v
CMRR	$V_{CM} = -15 V \text{ to } +12 V$	70	80		74	90		dB
		70	~~		74			dB
Input Impedance								
Differential			10 <sup>13</sup>   0.5			10 <sup>13</sup>   0.5		Ω∥pF
Common Mode			10 <sup>13</sup>   2.8			10 <sup>13</sup>   2.8		Ω  pF

			AD820	A		AD820	В	
Parameter	Conditions	Min	Тур	Мах	Min	Тур	Мах	Unit
OUTPUT CHARACTERISTICS								
Output Saturation Voltage <sup>2</sup>								
$V_{OL} - V_{EE}$	I <sub>SINK</sub> = 20 μA		5	7		5	7	mV
T <sub>MIN</sub> to T <sub>MAX</sub>				10			10	mV
V <sub>CC</sub> – V <sub>OH</sub>	$I_{SOURCE} = 20  \mu A$		10	14		10	14	mV
T <sub>MIN</sub> to T <sub>MAX</sub>				20			20	mV
$V_{OL} - V_{EE}$	$I_{SINK} = 2 \text{ mA}$		40	55		40	55	mV
T <sub>MIN</sub> to T <sub>MAX</sub>				80			80	mV
V <sub>CC</sub> – V <sub>OH</sub>	$I_{SOURCE} = 2 \text{ mA}$		80	110		80	110	mV
T <sub>MIN</sub> to T <sub>MAX</sub>				160			160	mV
$V_{OL} - V_{EE}$	I <sub>SINK</sub> = 15 mA		300	500		300	500	mV
T <sub>MIN</sub> to T <sub>MAX</sub>				1000			1000	mV
V <sub>CC</sub> — V <sub>OH</sub>	I <sub>SOURCE</sub> = 15 mA		800	1500		800	1500	mV
T <sub>MIN</sub> to T <sub>MAX</sub>				1900			1900	mV
Operating Output Current		20			20			mA
T <sub>MIN</sub> to T <sub>MAX</sub>		15			15			mA
Short-Circuit Current			45			45		mA
Capacitive Load Drive			350			350		
POWER SUPPLY								
Quiescent Current	T <sub>MIN</sub> to T <sub>MAX</sub>		700	900		700	900	μΑ
Power Supply Rejection	$V_{s}$ + = 5 V to 15 V	70	80		70	80		dB
T <sub>MIN</sub> to T <sub>MAX</sub>		70			70			dB

<sup>1</sup> This is a functional specification. Amplifier bandwidth decreases when the input common-mode voltage is driven in the range (+ V<sub>S</sub> - 1 V) to +V<sub>S</sub>. Common-mode error voltage is typically less than 5 mV with the common-mode voltage set at 1 V below the positive supply. <sup>2</sup> V<sub>OL</sub> - V<sub>EE</sub> is defined as the difference between the lowest possible output voltage (V<sub>GL</sub>) and the minus voltage supply rail (V<sub>EE</sub>). V<sub>CC</sub> - V<sub>OH</sub> is defined as the difference

between the highest possible output voltage ( $V_{OH}$ ) and the positive supply voltage ( $V_{CC}$ ).

### **ABSOLUTE MAXIMUM RATINGS**

#### Table 4.

Parameter	Rating
Supply Voltage	±18 V
Internal Power Dissipation <sup>1</sup>	
Plastic DIP (N)	1.6 W
SOIC (R)	1.0 W
Input Voltage	$(+V_{s} + 0.2 \text{ V})$ to $-(20 \text{ V} + V_{s})$
Output Short-Circuit Duration	Indefinite
Differential Input Voltage	±30 V
Storage Temperature Range	
Ν	–65°C to +125°C
R	–65°C to +150°C
Operating Temperature Range	
AD820A/B	-40°C to +85°C
Lead Temperature	260°C
(Soldering 60 sec)	
	· · · · · · · · · · · · · · · · · · ·

<sup>1</sup> 8-lead plastic DIP package:  $\theta_{JA} = 90^{\circ}$ C/W 8-lead SOIC package:  $\theta_{JA} = 160^{\circ}$ C/W

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### **TYPICAL PERFORMANCE CHARACTERISTICS**





Figure 4. Typical Distribution of Offset Voltage (248 Units)








Figure 6. Typical Distribution of Input Bias Current (213 Units)

INPUT BIAS CURRENT (pA)

0 1 2 3 4 5 6 7 8








Figure 8. Input Bias Current vs. Common-Mode Voltage;  $V_S = \pm 15 V$ 







Figure 9. Input Bias Current vs. Temperature;  $V_S = 5 V$ ,  $V_{CM} = 0 V$ 

9 10










Figure 12. Input Error Voltage vs. Output Voltage for Resistive Loads




Figure 13. Input Error Voltage vs. Output Voltage within 300 mV of Either Supply Rail for Various Resistive Loads;  $V_S = \pm 5 V$ 









Figure 14. Input Voltage Noise vs. Frequency















Figure 18. Output Swing and Error vs. Settling Time






Figure 20. Absolute Common-Mode Error vs. Common-Mode Voltage from Supply Rails ( $V_S - V_{CM}$ )







Figure 21. Output Saturation Voltage vs. Load Current













Figure 24. Quiescent Current vs. Supply Voltage over Different Temperatures






Figure 26. Large Signal Frequency Response




Figure 27. Unity-Gain Follower, Used for Figure 28 Through Figure 32




Figure 28. 20 V, 25 kHz Sine Input; Unity-Gain Follower;  $R_L = 600 \Omega$ ,  $V_S = \pm 15 V$ 




Figure 29.  $V_S = 5 V$ , 0 V; Unity-Gain Follower Response to 0 V to 4 V Step




Figure 30. Large Signal Response Unity-Gain Follower;  $V_S = \pm 15 V$ ,  $R_L = 10 k\Omega$ 




Figure 31. Small Signal Response Unity-Gain Follower; Vs =  $\pm 15$  V, R<sub>L</sub> = 10 k $\Omega$ 




Figure 32.  $V_5 = 5 V$ , 0 V; Unity-Gain Follower Response to 0 V to 5 V Step




Figure 33. Unity-Gain Follower, Used for Figure 34




Figure 34.  $V_S = 5 V$ , 0 V; Unity-Gain Follower Response to 40 mV Step Centered 40 mV Above Ground




Figure 35. Gain of Two Inverter, Used for Figure 36 and Figure 37




Figure 36.  $V_S = 5 V$ , 0 V; Gain of Two Inverter Response to 2.5 V Step, Centered -1.25 V Below Ground




Figure 37.  $V_5 = 5 V$ , 0 V; Gain of Two Inverter Response to 20 mV Step, Centered 20 mV Below Ground

### **APPLICATION NOTES** INPUT CHARACTERISTICS

In the AD820, n-channel JFETs are used to provide a low offset, low noise, high impedance input stage. Minimum input commonmode voltage extends from 0.2 V below  $-V_s$  to 1 V less than  $+V_s$ . Driving the input voltage closer to the positive rail causes a loss of amplifier bandwidth (as can be seen by comparing the large signal responses shown in Figure 29 and Figure 32) and increased common-mode voltage error, as illustrated in Figure 20.


The AD820 does not exhibit phase reversal for input voltages up to and including +V<sub>S</sub>. Figure 38a shows the response of an AD820 voltage follower to a 0 V to 5 V (+V<sub>S</sub>) square wave input. The input and output are superimposed. The output polarity tracks the input polarity up to +V<sub>S</sub> with no phase reversal. The reduced bandwidth above a 4 V input causes the rounding of the output wave form. For input voltages greater than +V<sub>S</sub>, a resistor in series with the AD820's positive input prevents phase reversal, at the expense of greater input voltage noise. This is illustrated in Figure 38b.


Since the input stage uses n-channel JFETs, input current during normal operation is negative; the current flows out from the input terminals. If the input voltage is driven more positive than  $+V_s$  – 0.4 V, the input current reverses direction as internal device junctions become forward biased. This is illustrated in Figure 7.

A current-limiting resistor should be used in series with the input of the AD820 if there is a possibility of the input voltage exceeding the positive supply by more than 300 mV, or if an input voltage is applied to the AD820 when  $\pm V_S = 0$ . The amplifier will be damaged if left in that condition for more than 10 seconds. A 1 k $\Omega$  resistor allows the amplifier to withstand up to 10 V of continuous overvoltage, and increases the input voltage noise by a negligible amount.

Input voltages less than  $-V_s$  are a completely different story. The amplifier can safely withstand input voltages 20 V below the negative supply voltage as long as the total voltage from the positive supply to the input terminal is less than 36 V. In addition, the input stage typically maintains picoamp level input currents across that input voltage range.

The AD820 is designed for 13 nV/ $\sqrt{\text{Hz}}$  wideband input voltage noise and maintains low noise performance to low frequencies (refer to Figure 14). This noise performance, along with the AD820's low input current and current noise means that the AD820 contributes negligible noise for applications with source resistances greater than 10 k $\Omega$  and signal bandwidths greater than 1 kHz. This is illustrated in Figure 39.





(b)




Figure 38. (a) Response with  $R_P = 0 \Omega$ ;  $V_{IN}$  from 0 V to  $+V_S$ (b)  $V_{IN} = 0$  V to  $+V_S + 200$  mV,  $V_{OUT} = 0$  V to  $+V_{Sr}$ ,  $R_P = 49.9$  k $\Omega$ 




Figure 39. Total Noise vs. Source Impedance

### **OUTPUT CHARACTERISTICS**

The AD820's unique bipolar rail-to-rail output stage swings within 5 mV of the negative supply and 10 mV of the positive supply with no external resistive load. The AD820's approximate output saturation resistance is 40  $\Omega$  sourcing and 20  $\Omega$  sinking. This can be used to estimate output saturation voltage when driving heavier current loads. For instance, when sourcing 5 mA, the saturation voltage to the positive supply rail is 200 mV; when sinking 5 mA, the saturation voltage to the negative rail is 100 mV.

The amplifier's open-loop gain characteristic changes as a function of resistive load, as shown in Figure 10 through Figure 13. For load resistances over 20 k $\Omega$ , the AD820 input error voltage is virtually unchanged until the output voltage is driven to 180 mV of either supply.

If the AD820 output is driven hard against the output saturation voltage, it recovers within 2  $\mu$ s of the input returning to the amplifier's linear operating region.

Direct capacitive load interacts with the amplifier's effective output impedance to form an additional pole in the amplifier's feedback loop, which can cause excessive peaking on the pulse response or loss of stability. Worst case occurs when the amplifier is used as a unity-gain follower. Figure 40 shows AD820 pulse response as a unity-gain follower driving 350 pF. This amount of overshoot indicates approximately 20 degrees of phase margin—the system is stable, but is nearing the edge. Configurations with less loop gain, and as a result less loop bandwidth, are much less sensitive to capacitance load effects. Figure 41 is a plot of noise gain vs. the capacitive load that results in a 20 degree phase margin for the AD820. Noise gain is the inverse of the feedback attenuation factor provided by the feedback network in use.




Figure 40. Small Signal Response of AD820 as Unity-Gain Follower Driving 350 pF Capacitive Load




Figure 42 shows a possible configuration for extending capacitance load drive capability for a unity-gain follower. With these component values, the circuit drives 5000 pF with a 10% overshoot.





Figure 42. Extending Unity-Gain Follower Capacitive Load Capability Beyond 350 pF

# **OFFSET VOLTAGE ADJUSTMENT**

The offset voltage of the AD820 is low, so external offset voltage nulling is not usually required. Figure 43 shows the recommended technique for AD820 packaged in plastic DIP. Adjusting offset voltage in this manner changes the offset voltage temperature drift by 4  $\mu$ V/°C for every millivolt of induced offset. The null pins are not functional for AD820s in the 8-lead SOIC package.



Rev. E | Page 18 of 24

### APPLICATIONS SINGLE SUPPLY HALF-WAVE AND FULL-WAVE RECTIFIERS

An AD820 configured as a unity-gain follower and operated with a single supply can be used as a simple half-wave rectifier. The AD820 inputs maintain picoamp level input currents even when driven well below the negative supply. The rectifier puts that behavior to good use, maintaining an input impedance of over  $10^{11} \Omega$  for input voltages from 1 V from the positive supply to 20 V below the negative supply.

The full- and half-wave rectifier shown in Figure 44 operates as follows: when  $V_{IN}$  is above ground, R1 is bootstrapped through the unity-gain follower, A1, and the loop of amplifier A2. This forces the inputs of A2 to be equal; thus, no current flows through R1 or R2, and the circuit output tracks the input. When  $V_{IN}$  is below ground, the output of A1 is forced to ground. The noninverting input of amplifier A2 sees the ground level output of A1; therefore, A2 operates as a unity-gain inverter. The output at Node C is then a full-wave rectified version of the input. Node B is a buffered half-wave rectified version of the input. Input voltages up to  $\pm 18$  V can be rectified, depending on the voltage supply used.




Figure 44. Single-Supply Half- and Full-Wave Rectifier

### 4.5 V LOW DROPOUT, LOW POWER REFERENCE

The rail-to-rail performance of the AD820 can be used to provide low dropout performance for low power reference circuits powered with a single low voltage supply. Figure 45 shows a 4.5 V reference using the AD820 and the AD680, a low power 2.5 V band gap reference. R2 and R3 set up the required gain of 1.8 to develop the 4.5 V output. R1 and C2 form a lowpass RC filter to reduce the noise contribution of the AD680.




Figure 45. Single Supply 4.5 V Low Dropout Reference

With a 1 mA load, this reference maintains the 4.5 V output with a supply voltage down to 4.7 V. The amplitude of the recovery transient for a 1 mA to 10 mA step change in load current is under 20 mV, and settles out in a few microseconds. Output voltage noise is less than 10  $\mu$ V rms in a 25 kHz noise bandwidth.

# LOW POWER 3-POLE SALLEN KEY LOW-PASS FILTER

The high input impedance of the AD820 makes it a good selection for active filters. High value resistors can be used to construct low frequency filters with capacitors much less than 1  $\mu$ F. The AD820 picoamp level input currents contribute minimal dc errors.

Figure 46 shows an example, a 10 Hz 3-pole Sallen Key filter. The high value used for R1 minimizes interaction with signal source resistance. Pole placement in this version of the filter minimizes the Q associated with the 2-pole section of the filter. This eliminates any peaking of the noise contribution of resistors R1, R2, and R3, thus minimizing the inherent output voltage noise of the filter.





Figure 46. 10 Hz Sallen Key Low-Pass Filter

070606-A

### **OUTLINE DIMENSIONS**



Dimensions shown in millimeters and (inches)

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
AD820AN	-40°C to +85°C	8-Lead PDIP	N-8
AD820ANZ <sup>1</sup>	-40°C to +85°C	8-Lead PDIP	N-8
AD820AR	-40°C to +85°C	8-Lead SOIC_N	R-8
AD820AR-REEL	-40°C to +85°C	8-Lead SOIC_N	R-8
AD820AR-REEL7	-40°C to +85°C	8-Lead SOIC_N	R-8
AD820ARZ <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8
AD820ARZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8
AD820ARZ-REEL7 <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8
AD820BR	-40°C to +85°C	8-Lead SOIC_N	R-8
AD820BR-REEL	-40°C to +85°C	8-Lead SOIC_N	R-8
AD820BR-REEL7	-40°C to +85°C	8-Lead SOIC_N	R-8
AD820BRZ <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8
AD820BRZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8
AD820BRZ-REEL71	-40°C to +85°C	8-Lead SOIC_N	R-8

 $^{1}$  Z = Pb-free part.

# NOTES

# NOTES

©1996–2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C00873-0-2/07(E)



www.analog.com

Rev. E | Page 24 of 24