

NB3N5573

3.3V, Crystal - To- HCSL Clock Generator

Description

The NB3N5573 is a high precision, low phase noise clock generator that supports PCI Express and Ethernet requirements. The device takes a 25 MHz fundamental mode parallel resonant crystal and generates differential HCSL output at 25 MHz, 100 MHz, 125 MHz or 200 MHz clock frequencies.

This device is housed in 5.0 mm x 4.4 mm narrow body TSSOP 16 pin package.

Features


- Uses 25 MHz Fundamental Mode Parallel Resonant Crystal
- External Loop Filter is Not Required
- HCSL Differential Output
- Phase Noise:

Offset	Noise Power
100 Hz	-103 dBc/Hz
1 kHz	-118 dBc/Hz
10 kHz	-122 dBc/Hz
100 kHz	-130 dBc/Hz
1 MHz	-132 dBc/Hz
10 MHz	-149 dBc/Hz
- Typical Period Jitter RMS of 1.5 ps
- Operating Range 3.3 V \pm 10%
- Industrial Temperature Range -40°C to +85°C
- These are Pb-Free Devices




ON Semiconductor®

<http://onsemi.com>



TSSOP-16
DT SUFFIX
CASE 948F

MARKING DIAGRAM



- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.




Figure 1. NB3N5573 Simplified Logic Diagram

NB3N5573




Figure 2. Pin Configuration (Top View)

Table 1. PIN DESCRIPTION

Pin	Symbol	I/O	Description
1	S0	Input	LVTTL/LVCMOS frequency select input 0. Internal pullup resistor to V_{DD} . See output select table 2 for details.
2	S1	Input	LVTTL/LVCMOS frequency select input 1. Internal pullup resistor to V_{DD} . See output select Table 2 for details.
12, 16	V_{DD}	Power Supply	Positive supply voltage pins are connected to +3.3 V supply voltage.
4	X1/CLK	Input	Crystal or Clock input. Connect to 25 MHz crystal source or single-ended clock.
5	X2	Input	Crystal input. Connect to a 25 MHz crystal or leave unconnected for clock input.
6	OE	Input	Output enable tri-states output when connected to GND. Internal pullup resistor to V_{DD} .
7, 13	GND	Power Supply	Ground 0 V. These pins provide GND return path for the devices.
9	I_{REF}	Output	Output current reference pin. Precision resistor (typ. 475 Ω) is connected to set the output current.
11	CLK1	HCSL Output	Noninverted clock output.
10	$\overline{CLK1}$	HCSL Output	Inverted clock output.
15	CLK0	HCSL Output	Noninverted clock output.
14	$\overline{CLK0}$	HCSL Output	Inverted clock output.
3, 8	NC		Do not connect

Table 2. OUTPUT FREQUENCY SELECT TABLE

S1	S0	f_{CLKout} (MHz)
L	L	25
L	H	100
H	L	125
H	H	200

Recommended Crystal Parameters

Crystal	Fundamental AT-Cut
Frequency	25 MHz
Load Capacitance	16-20 pF
Shunt Capacitance, C0	7 pF Max
Equivalent Series Resistance	35 Ω Max
Initial Accuracy at 25 °C	± 20 ppm
Temperature Stability	± 30 ppm
Aging	± 20 ppm
C0/C1 Ration	250 Max

NB3N5573

Table 3. ATTRIBUTES

Characteristic	Value
ESD Protection Human Body Model	> 2 kV
Moisture Sensitivity, Indefinite Time Out of Dry Pack (Note 1)	Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count	7623
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V _{DD}	Positive Power Supply	GND = 0 V		4.6	V
V _I	Input Voltage (V _{IN})	GND = 0 V	GND ≤ V _I ≤ V _{DD}	-0.5 V to V _{DD} +0.5 V	V
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ _{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-16 TSSOP-16	138 108	°C/W °C/W
θ _{JC}	Thermal Resistance (Junction-to-Case)	(Note 3)	TSSOP-16	33 to 36	°C/W
T _{sol}	Wave Solder			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected.
- JEDEC standard multilayer board - 2S2P (2 signal, 2 power).

Table 5. DC CHARACTERISTICS (V_{DD} = 3.3 V ±10%, GND = 0 V, T_A = -40°C to +85°C, Note 4)

Symbol	Characteristic	Min	Typ	Max	Unit
V _{DD}	Power Supply Voltage	2.97	3.3	3.63	V
I _{DD}	Power Supply Current		120	135	mA
I _{DDOE}	Power Supply Current when OE is Set Low			65	mA
V _{IH}	Input HIGH Voltage (X/CLK, S0, S1, and OE)	2000		V _{DD} + 300	mV
V _{IL}	Input LOW Voltage (X/CLK, S0, S1, and OE)	GND - 300		800	mV
V _{OH}	Output HIGH Voltage for HCSL Output (See Figure 4)	660	700	850	mV
V _{OL}	Output LOW Voltage for HCSL Output (See Figure 4)	-150	0	150	mV
V _{cross}	Crossing Voltage Magnitude (Absolute) for HCSL Output	250		550	mV
ΔV _{cross}	Change in Magnitude of V _{cross} for HCSL Output			150	mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- Measurement taken with outputs terminated with R_S = 33.2 Ω, R_L = 49.9 Ω, with test load capacitance of 2 pF and current biasing resistor set at 475 Ω. See Figure 3.

NB3N5573

Table 6. AC CHARACTERISTICS ($V_{DD} = 3.3\text{ V} \pm 10\%$, $GND = 0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$; Note 5)

Symbol	Characteristic	Min	Typ	Max	Unit	
f_{CLKIN}	Clock/Crystal Input Frequency		25		MHz	
f_{CLKOUT}	Output Clock Frequency	25		200	MHz	
Ω_{NOISE}	Phase-Noise Performance	$f_{CLKout} = 200\text{ MHz}$			dBc/Hz	
		@ 100 Hz offset from carrier		-103		
		@ 1 kHz offset from carrier		-118		
		@ 10 kHz offset from carrier		-122		
		@ 100 kHz offset from carrier		-130		
		@ 1 MHz offset from carrier		-132		
T_{jitter}	Period Jitter Peak-to-Peak (Note 6)	$f_{CLKout} = 200\text{ MHz}$		10	20	ps
	Period Jitter RMS (Note 6)	$f_{CLKout} = 200\text{ MHz}$		1.5	3	
	Cycle-Cycle RMS Jiter (Note 7)	$f_{CLKout} = 200\text{ MHz}$		2	5	
	Cycle-to-Cycle Peak to Peak Jitter (Note 7)	$f_{CLKout} = 200\text{ MHz}$		20	35	ps
OE	Output Enable/Disable Time			1	μs	
t_{DUTY_CYCLE}	Output Clock Duty Cycle (Measured at cross point)	45	50	55	%	
t_R	Output Risetime (Measured from 175 mV to 525 mV, Figure 4)	175	340	700	ps	
t_F	Output Falltime (Measured from 525 mV to 175 mV, Figure 4)	175	340	700	ps	
Δt_R	Output Risetime Variation (Single-Ended)			125	ps	
Δt_F	Output Falltime Variation (Single-Ended)			125	ps	
Stabilization Time	Stabilization Time From Powerup $V_{DD} = 3.3\text{ V}$		3.0		ms	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. Measurement taken from differential output on single-ended channel terminated with $R_S = 33.2\ \Omega$, $R_L = 49.9\ \Omega$, with test load capacitance of 2 pF and current biasing resistor set at 475 Ω . See Figure 3.
6. Sampled with 10000 cycles.
7. Sampled with 1000 cycles.




Figure 3. Typical Termination for Output Driver and Device Evaluation

NB3N5573




Figure 4. HCSL Output Parameter Characteristics

ORDERING INFORMATION


Device	Package	Shipping [†]
NB3N5573DTG	TSSOP-16 (Pb-Free)	96 Units / Rail
NB3N5573DTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NB3N5573

PACKAGE DIMENSIONS


TSSOP-16
CASE 948F-01
ISSUE B




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
For additional information, please contact your local
Sales Representative