HYB18TC1G800AF HYB18TC1G160AF

1-Gbit DDR2 SDRAM
DDR2 SDRAM
RoHS Compliant



Qimonda



HYB18T	HYB18TC1G800AF, HYB18TC1G160AF							
Revision	History: 2006-09, Rev. 1.11							
Page	age Subjects (major changes since last revision)							
All	Qimonda update							
All	Adapted internet edition							
102	Modified AC Timing Parameters							
Previous	Revision: 2006-07, Rev. 1.1							
	Added more speedsorts: HYB18TC1G800AF-5, HYB18TC1G800AF-3.7, HYB18TC1G800AF-3S, HYB18TC1G160AF-5, HYB18TC1G160AF-3.7, HYB18TC1G160AF-3S							
Previous	s Revision: 2005-07, Rev. 1.0							

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all?

Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

techdoc@qimonda.com



1 Overview

This chapter gives an overview of the 1-Gbit Double-Data-Rate-Two SDRAM product family and describes its main characteristics.

1.1 Features

The 1-Gbit Double-data-Rate SDRAM offers the following key features:

- 1.8 V \pm 0.1 V Power Supply 1.8 V \pm 0.1 V (SSTL_18) compatible I/O
- · DRAM organizations with 8, 16 data in/outputs
- Double Data Rate architecture: two data transfers per clock cycle four internal banks for concurrent operation
- CAS Latency: 3, 4, 5
- · Burst Length: 4 and 8
- · Differential clock inputs (CK and CK)
- Bi-directional, differential data strobes (DQS and DQS) are transmitted / received with data. Edge aligned with read data and center-aligned with write data.
- · DLL aligns DQ and DQS transitions with clock
- DQS can be disabled for single-ended data strobe operation
- Commands entered on each positive clock edge, data and data mask are referenced to both edges of DQS
- Data masks (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency

- Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality.
- · Auto-Precharge operation for read and write bursts
- Auto-Refresh, Self-Refresh and power saving Power-Down modes
- Average Refresh Period 7.8 μs at a $T_{\rm CASE}$ lower than 85 °C, 3.9 μs between 85 °C and 95 °C
- · Programmable self refresh rate via EMRS2 setting
- · DCC enabling via EMRS2 setting
- · Full and reduced Strength Data-Output Drivers
- 1K page size for ×8, 2K page size for ×16
- Packages: PG-TFBGA-68 for ×8 components PG-TFBGA-92 for ×16 components
- RoHS Compliant Products¹⁾
- All Speed grades faster than DDR400 comply with DDR2–400 timing specifications when run at a clock rate of 200 MHz.

A list of the performance tables for the various speeds can be found below

- Table 1 "Performance table for -3S" on Page 4
- Table 2 "Performance table for -3.7" on Page 4
- Table 3 "Performance table for –5" on Page 4

¹⁾ RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



				TABLE 1 Performance table for -3S
Product Type Speed Code			-3 S	Unit
Speed Grade			DDR2-667D 5-5-5	_
Max. Clock Frequency	@CL5	$f_{\rm CK5}$	333	MHz
	@CL4	$f_{\rm CK4}$	266	MHz
	@CL3	$f_{\rm CK3}$	200	MHz
Min. RAS-CAS-Delay	·	t_{RCD}	15	ns
Min. Row Precharge Time			15	ns
Min. Row Active Time			45	ns
Min. Row Cycle Time t_{RC}			60	ns

				TA Performance table	BLE 2 for -3.7
Product Type Speed Code			-3.7		Unit
Speed Grade			DDR2-533C 4-4-4		_
Max. Clock Frequency	@CL5	f_{CK5}	266		MHz
	@CL4	f_{CK4}	266		MHz
	@CL3	f_{CK3}	200		MHz
Min. RAS-CAS-Delay		t_{RCD}	15		ns
Min. Row Precharge Time			15		ns
Min. Row Active Time			45		ns
Min. Row Cycle Time			60		ns

			Peri	TABLE 3 formance table for -5
Product Type Speed Code			-5	Unit
Speed Grade			DDR2-400B 3-3-3	_
max. Clock Frequency	@CL5	f_{CK5}	200	MHz
	@CL4	f_{CK4}	200	MHz
	@CL3	f_{CK3}	200	MHz
min. RAS-CAS-Delay	·	t_{RCD}	15	ns
min. Row Precharge Time		t_{RP}	15	ns
min. Row Active Time			40	ns
min. Row Cycle Time		t_{RC}	55	ns



1.2 **Description**

The 1-Gb DDR2 DRAM is a high-speed Double-Data-Rate-Two CMOS Synchronous DRAM device containing 1,073,741,824 bits and internally configured as anoctal quadbank DRAM. The 1-Gb device is organized as either 16 Mbit $\times 8$ I/O $\times 8$ banks or 8 Mbit $\times 16$ I/O $\times 8$ banks chip. These synchronous devices achieve high speed transfer rates starting at 400 Mb/sec/pin for general applications. See Table 1 to Table 3 for performance figures.

The device is designed to comply with all DDR2 DRAM key features:

- 1. Posted CAS with additive latency
- 2. Write latency = read latency 1
- 3. Normal and weak strength data-output driver
- 4. Off-Chip Driver (OCD) impedance adjustment
- 5. On-Die Termination (ODT) function

All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK falling). All I/Os are synchronized with a single ended DQS or differential DQS-DQS pair in a source synchronous

A 17 bit address bus for ×4 and ×8 organised components and a 16 bit address bus for ×16 components is used to convey row, column and bank address information in aRAS-CAS multiplexing style.

The DDR2 device operates with a 1.8 V \pm 0.1 V power supply. An Auto-Refresh and Self-Refresh mode is provided along with various power-saving power-down modes.

The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.

The DDR2 SDRAM is available in PG-TFBGA package.



TABLE 4

			Ordering informat	IOII IOI KOHS	compnant products
Product Type	Org.	Speed	CAS-RCD-RP Latencies ¹⁾²⁾³⁾	Clock (MHz)	Package
HYB18TC1G160BF-3S	×16	DDR2-667D	5–5–5	333	PG-TFBGA-92-1
HYB18TC1G800BF-3S	×8	DDR2-667D	5–5–5	333	PG-TFBGA-68-3
LIVEAGTCACACORE 2.7	4.0	DDD0 F00C	4 4 4	200	DC TEDCA 00 4

HYB18TC1G160BF-3.7 ×16 DDR2-533C PG-TFBGA-92-1 266 HYB18TC1G800BF-3.7 ×8 DDR2-533C 4-4-4 PG-TFBGA-68-3 266 HYB18TC1G160BF-5 DDR2-400B 3-3-3 PG-TFBGA-92-1 ×16 200 HYB18TC1G800BF-5 ×8 DDR2-400B 3-3-3 200 PG-TFBGA-68-3

1) CAS: Column Address Strobe

2) RCD: Row Column Delay

3) RP: Row Precharge

Note: For product nomenclature see Chapter 9 of this data sheet



2 Pin Configuration

This chapter contains the pin configuration.

2.1 Pin Configuration for TFBGA–68

The pin configuration of a DDR2 SDRAM is listed by function in **Table 5**. The abbreviations used in the Pin# and Buffer Type columns are explained in **Table 6** and **Table 7** respectively. The pin numbering for the FBGA package is depicted in **Figure 1** for ×8 components.

				TABLE 5 Pin Configuration of DDR2 SDRAM
Ball#/Pin#	Name	Pin Type	Buffer Type	Function Function
Clock Signals	s ×8 Organi	zations		
J8	СК	I	SSTL	Clock Signal CK, Complementary Clock Signal CK
K8	CK	I	SSTL	
K2	CKE	I	SSTL	Clock Enable
Control Signa	als ×8 Orga	nizations		
K7	RAS	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS), Write
L7	CAS	I	SSTL	Enable (WE)
K3	WE	I	SSTL	
L8	CS	I	SSTL	Chip Select
Address Sign	nals ×8 Orga	anizations		
L2	BA0	I	SSTL	Bank Address Bus 2:0
L3	BA1	I	SSTL	
L1	BA2	I	SSTL	
M8	A0	I	SSTL	Address Signal 12:0, Address Signal 10/Autoprecharge
M3	A1	I	SSTL	
M7	A2	I	SSTL	
N2	A3	I	SSTL	
N8	A4	I	SSTL	
N3	A5	I	SSTL	
N7	A6	I	SSTL	
P2	A7	I	SSTL	
P8	A8	I	SSTL	
P3	A9	I	SSTL	
M2	A10	I	SSTL	
	AP	I	SSTL	
P7	A11	I	SSTL	
R2	A12	I	SSTL	



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
R8	A13	I	SSTL	Address Signal 13
				Note: 512 Mbit ×8 and 1 Gbit ×8 components
	NC	_	_	Note: 256 Mbit
Data Signals ×8	Organiza	itions		
G8	DQ0	I/O	SSTL	Data Signal 3:0
G2	DQ1	I/O	SSTL	Note: DQ[7:0] for ×8 components
H7	DQ2	I/O	SSTL	
H3	DQ3	I/O	SSTL	
H1	DQ4	I/O	SSTL	Data Signal 7:4
H9	DQ5	I/O	SSTL	
F1	DQ6	I/O	SSTL	
F9	DQ7	I/O	SSTL	
Data Strobe ×8	Organizat	ions		
F7	DQS	I/O	SSTL	Data Strobe
E8	DQS	I/O	SSTL	
Data Strobe ×8	Organizat	ions		
F3	RDQS	0	SSTL	Read Data Strobe
E2	RDQS	0	SSTL	
Data Mask ×8 C	rganizatio	ons		
F3	DM	I	SSTL	Data Mask
Power Supplies	×8 Orgar	nizations		
E9,G1,G3,G7, G9	V_{DDQ}	PWR	_	I/O Driver Power Supply
E1,J9,M9,R1	V_{DD}	PWR	_	Power Supply
E7,F2,F8,H2,H 8	V_{SSQ}	PWR	_	I/O Driver Power Supply
E3,J3;N1,P9	$V_{\rm SS}$	PWR	_	Power Supply
J2	V_{REF}	Al	_	I/O Reference Voltage
J1	V_{DDL}	PWR	_	Power Supply
J7	V_{SSDL}	PWR	_	Power Supply
Not Connected		ization		·
A1,A2,A8,A9,R 7,W1,W2,W8, W9,R3	NC	NC	_	Not Connected
Other Pins ×8 0	Drganizatio	ons	<u> </u>	·
K9	ODT	I	SSTL	On-Die Termination Control
Other Pins ×8 (SSTL	On-Die Termination Control



TABLE 6

Abbreviations for Pin Type

	Abbreviations for thir type
Abbreviation	Description
I	Standard input-only pin. Digital levels.
0	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
Al	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

TABLE 7

Abbreviations for Buffer Type

	Appreviations for Butter Type
Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



FIGURE 1 Pin Configuration for ×8 components, P-TFBGA-68 (top view) 3 8 9 NC NC NC NC В С D NU/ RDQS V_{SS} V_{DDQ} V_{DD} Е $V_{\rm SSQ}$ DQS DM/ V_{SSQ} $V_{\rm SSQ}$ DQS DQ7 DQ6 RDQS V_{DDQ} V_{DDQ} V_{DDQ} DQ1 V_{DDQ} G DQ0 DQ4 $V_{\rm SSQ}$ DQ3 DQ2 DQ5 V_{DDL} V_{REF} V_{SS} V_{DD} CK $V_{\rm SSDL}$ CK CKE WE Κ RAS ODT NC, BA2 BA0 CAS CS A10/AP Α1 Α2 A0 $V_{\rm SS}$ A5 Ν A6 A4 A3 Ρ Α7 Α9 A11 A8 NC NC NC, A13 U NC W NC NC MPPT0100

Notes

- 1. $RDQS / \overline{RDQS}$ are enabled by EMRS(1) command.
- 2. If RDQS / \overline{RDQS} is enabled, the DM function is disabled
- 3. When enabled, RDQS & RDQS are used as strobe signals during reads.
- 4. $V_{\rm DDL}$ and $V_{\rm SSDL}$ are power and ground for the DLL. They are connected on the device from $V_{\rm DD}$, $V_{\rm DDQ}$, $V_{\rm SS}$ and $V_{\rm SSO}$.



2.2 Pin Configuration for TFBGA-92

The pin configuration of a DDR2 SDRAM is listed by function in **Table 8**. The abbreviations used in the Pin#/Buffer Type columns are explained in **Table 9** and **Table 10** respectively. The pin numbering for the FBGA package is depicted in **Figure 2** for \times 16 components.

				TABLE 8
				Pin Configuration of DDR SDRAM
Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Clock Signals	×16 Organ	ization	'	'
J8	CK	I	SSTL	Clock Signal CK, Complementary Clock Signal CK
K8	CK	I	SSTL	
K2	CKE	I	SSTL	Clock Enable
Control Signal	s ×16 Orga	anization	'	
K7	RAS	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS), Write
L7	CAS	I	SSTL	Enable (WE)
K3	WE	I	SSTL	
L8	CS	I	SSTL	Chip Select
Address Signa	als ×16 Org	ganization		
L2	BA0	I	SSTL	Bank Address Bus 1:0
L3	BA1	I	SSTL	
L1	BA2	I	SSTL	Bank Address Bus 2
				Note: 1 Gbit components and higher
	NC	_	_	Note: 256 Mbit and 512 Mbit components
M8	A0	I	SSTL	Address Signal 12:0,Address Signal 10/Autoprecharge
M3	A1	I	SSTL	
M7	A2	I	SSTL	
N2	A3	I	SSTL	
N8	A4	I	SSTL	
N3	A5	I	SSTL	
N7	A6	I	SSTL	
P2	A7	I	SSTL	
P8	A8	I	SSTL	
P3	A9	I	SSTL	
M2	A10	I	SSTL	
	AP	I	SSTL	
P7	A11	I	SSTL	
R2	A12	I	SSTL	



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Data Signals ×1	6 Organiz	ation		
G8	DQ0	I/O	SSTL	Data Signal 15:0
G2	DQ1	I/O	SSTL	Note: Bi-directional data bus. DQ[15:0] for ×16 components.
H7	DQ2	I/O	SSTL	
H3	DQ3	I/O	SSTL	
H1	DQ4	I/O	SSTL	
H9	DQ5	I/O	SSTL	
F1	DQ6	I/O	SSTL	
F9	DQ7	I/O	SSTL	
C8	DQ8	I/O	SSTL	
C2	DQ9	I/O	SSTL	
D7	DQ10	I/O	SSTL	
D3	DQ11	I/O	SSTL	
D1	DQ12	I/O	SSTL	
D9	DQ13	I/O	SSTL	
B1	DQ14	I/O	SSTL	
B9	DQ15	I/O	SSTL	
Data Strobe ×16	6 Organiza	tion	•	
B7	UDQS	I/O	SSTL	Data Strobe Upper Byte
A8	UDQS	I/O	SSTL	
F7	LDQS	I/O	SSTL	Data Strobe Lower Byte
E8	LDQS	I/O	SSTL	
Data Mask ×16	Organizati	on	•	
B3	UDM	I	SSTL	Data Mask Upper Byte
F3	LDM	I	SSTL	Data Mask Lower Byte
Power Supplies	×16 Orga	nization		
J2	V_{REF}	Al	_	I/O Reference Voltage
E9, G1, G3, G7, G9	V_{DDQ}	PWR	_	I/O Driver Power Supply
J1	V_{DDL}	PWR	_	Power Supply
E1, J9, M9, R1	V_{DD}	PWR	_	Power Supply
E7, F2, F8, H2, H8	$V_{\rm SSQ}$	PWR	_	Power Supply
J7	V_{SSDL}	PWR	_	Power Supply
J3,N1,P9	$V_{\rm SS}$	PWR	_	Power Supply
Not Connected	×16 Orgar			
A2, E2, L1, R3, R7, R8	NC	NC	_	Not Connected
Other Pins ×16	Organizat	ion		
K9	ODT	I	SSTL	On-Die Termination Control



TABLE 9

Abbreviations for Pin Type

	Absirviations for fill Type
Abbreviation	Description
I	Standard input-only pin. Digital levels.
0	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
Al	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

TABLE 10

	Appreviations for Buffer Type
Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



		Pir	n Confi	igura	ition 1	for ×1	6 con	npone	FIGURE 2 ents, P-TFBGA-92 (top view)
1	2	3	4	5	6	7	8	9	
NC	NC			Α			NC	NC	
		•		В					
				С					
V _{DD}	NC	V _{SS}		D		V _{SSQ}	UDQS	$V_{\rm DDQ}$	
DQ14	V _{SSQ}	UDM		E		UDQS	V _{SSQ}	DQ15	
V _{DDQ}	DQ9	V _{DDQ}		F		V _{DDQ}	DQ8	V _{DDQ}	
DQ12	V _{SSQ}	DQ11		G		DQ10	V _{SSQ}	DQ13	
V _{DD}	NC	V _{SS}		Н		V _{SSQ}	LDQS	V _{DDQ}	
DQ6	V _{SSQ}	LDM		J		LDQS	V _{SSQ}	DQ7	
V _{DDQ}	DQ1	$V_{\rm DDQ}$		K		$V_{\rm DDQ}$	DQ0	$V_{\rm DDQ}$	
DQ4	V _{SSQ}	DQ3		L		DQ2	V _{SSQ}	DQ5	
V _{DDL}	V_{REF}	V _{SS}		М		V _{SSDL}	СК	$V_{\rm DD}$	
	CKE	WE		N		RAS	ск	ODT	
BA2	BA0	BA1		Р		CAS	cs		
	A10/AP	A1		R		A2	A0	V_{DD}	
V _{SS}	A3	A5		Т		A6	A4		
	A7	A9		U		A11	A8	V _{SS}	
V _{DD}	A12	NC		V		NC	NC		
			-	W	,				
				х					
NC	NC			AA			NC	NC	
		1					MF	PPT0130	

Notes

- 1. UDQS/UDQS is data strobe for upper byte, LDQS/LDQS is data strobe for lower byte
- 2. UDM is the data mask signal for the upper byte UDQ0~UDQ7, LDM is the data mask signal for the lower byte LDQ0~LDQ7



3 Functional Description

This chapter describes the functional description.




TABLE 11 Mode Register Definition (BA[2:0] = 000B) **Field Bits** Type¹⁾ **Description** BA2 16 Bank Address [2] reg. addr. Note: BA2 not available on 256 Mbit and 512 Mbit components **BA2** Bank Address BA1 15 Bank Address [1] **BA1** Bank Address BA0 14 Bank Address [0] **BA0** Bank Address A13 13 Address Bus[13] Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration 0_B A13 Address bit 13 PD 12 **Active Power-Down Mode Select** w 0_B **PD** Fast exit **PD** Slow exit WR Write Recovery2) [11:9] W Note: All other bit combinations are illegal. 001_B WR 2 010_B **WR** 3 011_B **WR** 4 100_B **WR** 5 101_B **WR** 6 DLL 8 **DLL Reset** w **DLL** No 0_B **DLL** Yes 1_B TM 7 **Test Mode** W $\mathbf{0}_{\mathrm{B}}$ TM Normal Mode TM Vendor specific test mode



Field	Bits	Type ¹⁾	Description
CL	[6:4]	w	CAS Latency Note: All other bit combinations are illegal. 011 _B CL 3 100 _B CL 4 101 _B CL 5 110 _B CL 6 111 _B CL 7
ВТ	3	w	Burst Type 0 _B BT Sequential 1 _B BT Interleaved
BL	[2:0]	w	Burst Length Note: All other bit combinations are illegal. 010 _B BL 4 011 _B BL 8

¹⁾ w = write only register bits

²⁾ Number of clock cycles for write recovery during auto-precharge. WR in clock cycles is calculated by dividing t_{WR} (in ns) by t_{CK} (in ns) and rounding up to the next integer: WR [cycles] $\geq t_{WR}$ (ns) / t_{CK} (ns). The mode register must be programmed to fulfill the minimum requirement for the analogue t_{WR} timing WR_{MIN} is determined by $t_{CK.MIAX}$ and WR_{MAX} is determined by $t_{CK.MIN}$.

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	Α7	A6	A5	A4	A3	A2	A1	A0
0	0	1	0	Q_{off}	RDQS	DQS	ОС	i D Prog I	ı ram I	R_{tt}		AL	l I	R _{tt}	DIC	DLL
reg. addr					W	W		W		W		W		W	W	W
															MPB	3T0380

TABLE 12

Extended Mode Register Definition (BA[2:0] = 001B)

Field	Bits	Type ¹⁾	Description
BA2	16	reg. addr.	Bank Address [2] Note: BA2 not available on 256 Mbit and 512 Mbit components 0 _R BA2 Bank Address
BA1	15		Bank Address [1] 0 _B BA1 Bank Address
BA0	14		Bank Address [0] 0 _B BA0 Bank Address



Field	Bits	Type ¹⁾	Description
A13	13	w	Address Bus[13] Note: A13 is not available for 256 Mbit and ×16 512 Mbit configuration 0 _B A13 Address bit 13
Qoff	12		Output Disable 0 _B QOff Output buffers enabled 1 _B QOff Output buffers disabled
RDQS	11		Read Data Strobe Output (RDQS, RDQS) 0 _B RDQS Disable 1 _B RDQS Enable
DQS	10		Complement Data Strobe (DQS Output) 0 _B DQS Enable 1 _B DQS Disable
OCD Program	[9:7]		Off-Chip Driver Calibration Program 000 _B OCD OCD calibration mode exit, maintain setting 001 _B OCD Drive (1) 010 _B OCD Drive (0) 100 _B OCD Adjust mode 111 _B OCD OCD calibration default
AL	[5:3]		Additive Latency Note: All other bit combinations are illegal. 000 _B AL 0 001 _B AL 1 010 _B AL 2 011 _B AL 3 100 _B AL 4
R _{TT}	6,2		Nominal Termination Resistance of ODT Note: See Table 23 "ODT DC Electrical Characteristics" on Page 24 00 _B RTT ∞ (ODT disabled) 01 _B RTT 75 Ohm 10 _B RTT 150 Ohm 11 _B RTT 50 Ohm
DIC	1		Off-chip Driver Impedance Control 0 _B DIC Full (Driver Size = 100%) 1 _B DIC Reduced
DLL	0		DLL Enable 0 _B DLL Enable 1 _B DLL Disable

¹⁾ w = write only register bits



	BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
	0	1	0			l (l I	SRF		0		DCC		PASR	
reg. addr												MPBT	0520				

TABLE 13

EMRS(2) Programming Extended Mode register Definition (BA[2:0]=010_B)


Field	Bits	Type ¹⁾	Description
BA2	16	w	Bank Address[2] Note: BA2 is not available on 256 Mbit and 512 Mbit components
			0 _B BA2 Bank Address
ВА	[15:14]	w	Bank Adress[15:14] 00 _B BA MRS 01 _B BA EMRS(1) 10 _B BA EMRS(2) 11 _B BA EMRS(3): Reserved
Α	[13:7]	w	Address Bus[13:0]
			Note: A13 is not available for 256 Mbit and ×16 512 Mbit configuration
			0 _B A[13:0] Address bits
A	7	W	Address Bus[7], adapted self refresh rate for $T_{\rm CASE}$ > 85°C 0 _B A7 disable 1 _B A7 enable ²⁾
A	[6:4]	w	Address Bus[6:4] 0 _B A[6:4] Address bits
A	3	w	Address Bus[3], Duty Cycle Correction (DCC) 0 _B A[3] DCC disabled 1 _B A[3] DCC enabled
Partial	Self Refr	esh for 8 ba	anks
A	[2:0]	w	Address Bus[2:0], Partial Array Self Refresh for 8 Banks ³⁾ 000 _B PASR0 Full Array 001 _B PASR1 Half Array (BA[2:0]=000, 001, 010 & 011) 010 _B PASR2 Quarter Array (BA[2:0]=000) 011 _B PASR3 1/8 array (BA[2:0] = 000) 100 _B PASR4 3/4 array (BA[2:0]= 010, 011, 100, 101, 110 & 111) 101 _B PASR5 Half array (BA[2:0]=100, 101, 110 & 111) 110 _B PASR6 Quarter array (BA[2:0]=110 & 111) 111 _B PASR7 1/8 array(BA[2:0]=111)

¹⁾ w = write only

²⁾ When DRAM is operated at 85°C ≤ T_{Case} ≤ 95°C the extended self refresh rate must be enabled by setting bit A7 to "1" before the self refresh mode can be entered.

³⁾ If PASR (Partial Array Self Refresh) is enabled, data located in areas of the array beyond the specified location will be lost if self refresh is entered. Data integrity will be maintained if t_{REF} conditions are met and no Self Refresh command is issued





MPBT0400

TABLE 14

EMR(3) Programming Extended Mode Register Definition (BA[2:0]=010_B)

			= mix(o) : regramming =xternaea meae regreter = emitter (=xternaea)
Field	Bits	Type ¹⁾	Description
BA2	16	reg.addr	Bank Address[2]
			Note: BA2 is not available on 256 Mbit and 512 Mbit components
			0 _B BA2 Bank Address
BA1	15		Bank Adress[1]
			1 _B BA1 Bank Address
BA0	14		Bank Adress[0]
			1 _B BA0 Bank Address
Α	[13:0]	w	Address Bus[13:0]
			Note: A13 is not available for 256 Mbit and ×16 512 Mbit configuration
			0 _B A[13:0] Address bits

¹⁾ w = write only



TABLE 15

		ODT Truth Table
Input Pin	EMRS(1) Address Bit A10	EMRS(1) Address Bit A11
×8 components		
DQ[7:0]	X	
DQS	X	
DQS	0	X
RDQS	X	1
RDQS	0	1
DM	X	0
×16 components		
DQ[7:0]	X	
DQ[15:8]	X	
LDQS	X	
LDQS	0	X
UDQS	X	
UDQS	0	X
LDM	X	
UDM	X	

Note: X = don't care; 0 = bit set to low; 1 = bit set to high



TABLE 16

Burst Length and Sequence

			Burst Length and Sequence
Burst Length	Starting Address (A2 A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
4	× 0 0	0, 1, 2, 3	0, 1, 2, 3
	× 0 1	1, 2, 3, 0	1, 0, 3, 2
	×1 0	2, 3, 0, 1	2, 3, 0, 1
	×1 1	3, 0, 1, 2	3, 2, 1, 0
8	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
	0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
	0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
	1 0 0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1 0 1	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
	110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
	1 1 1	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0

Notes

Page Size and Length is a function of I/O organization:256 Mb × 4 organization (CA[9:0], CA11);
 Page Size = 1 KByte; Page Length = 2048128 Mb × 8 organization (CA[9:0]); Page Size = 1 KByte;

Page Length = $102464 \text{ Mb} \times 16 \text{ organization (CA[9:0])};$ Page Size = 2 KByte; Page Length = 1024

2. Order of burst access for sequential addressing is "nibble-based" and therefore different from SDR or DDR components



4 Truth Tables

The truth tables in this chapter summarize the commands and there signal coding to control a standard Double-Data-Rate-Two SDRAM.

											BLE 17
			-		т—	_	1	1	Co	1	ruth Table
Function	CKE		CS	RAS	CAS	WE	BA0	A[13:11] A1		A[9:0]	Note ¹⁾²⁾³⁾
	Previous Cycle	Current Cycle					BA1 BA2				
(Extended) Mode Register Set	Н	Н	L	L	L	L	ВА	OP Code			4)5)
Auto-Refresh	Н	Н	L	L	L	Н	Х	Х	Х	Х	4)
Self-Refresh Entry	Н	L	L	L	L	Н	Х	Х	Х	Х	4)6)
Self-Refresh Exit	L	Н	H L	X H	X	X H	Х	X	Х	Х	4)6)7)
Single Bank Precharge	Н	Н	L	L	Н	L	ВА	Х	L	Х	4)5)
Precharge all Banks	Н	Н	L	L	Н	L	Х	Х	Н	Х	4)
Bank Activate	Н	Н	L	L	Н	Н	ВА	Row Addr	Row Address		4)5)
Write	Н	Н	L	Н	L	L	ВА	Column	L	Column	4)5)8)
Write with Auto- Precharge	Н	Н	L	Н	L	L	ВА	Column	Н	Column	4)5)8)
Read	Н	Н	L	Н	L	Н	ВА	Column	L	Column	4)5)8)
Read with Auto- Precharge	Н	Н	L	Н	L	Н	ВА	Column	Н	Column	4)5)8)
No Operation	Н	Х	L	Н	Н	Н	Х	Х	Х	Х	4)
Device Deselect	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	4)
Power Down Entry	Н	L	Н	Х	Х	Х	Х	Х	Х	х	4)9)
			L	Н	Н	Н					
Power Down Exit	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	4)9)
			L	Н	Н	Н					

- 1) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 2) "X" means "H or L (but a defined logic level)".
- 3) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) All DDR2 SDRAM commands are defined by states of $\overline{\text{CS}}$, $\overline{\text{WE}}$, $\overline{\text{RAS}}$, CAS, and CKE at the rising edge of the clock.
- 5) Bank addresses BA[2:0] determine which bank is to be operated upon. For (E)MRS BA[2:0] selects an (Extended) Mode Register.
- 6) $V_{\rm REF}$ must be maintained during Self Refresh operation.
- 7) Self Refresh Exit is asynchronous.
- 8) Burst reads or writes at BL = 4 cannot be terminated.
- 9) The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the refresh requirements.



TABLE 18

		Clock	Enable (CKE) Truth	Table for Synchronous	Transitions
Current State ¹⁾	CKE		Command (N) ^{2) 3)}	Action (N) ²⁾	Note ⁴⁾⁵⁾
	Previous Cycle ⁶⁾ (N-1)	Current Cycle ⁶⁾ (N)	RAS, CAS, WE		
Power-Down	L	L	X	Maintain Power-Down	7)8)11)
	L	Н	DESELECT or NOP	Power-Down Exit	7)9)10)11)
Self Refresh	L	L	Х	Maintain Self Refresh	8)11)12)
	L	Н	DESELECT or NOP	Self Refresh Exit	9)12)13)14)
Bank(s) Active	Н	L	DESELECT or NOP	Active Power-Down Entry	7)9)10)11)15)
All Banks Idle	Н	L	DESELECT or NOP	Precharge Power-Down Entry	9)10)11)15)
	Н	L	AUTOREFRESH	Self Refresh Entry	7)11)14)16)
Any State other than listed above	Н	Н	Refer to the Command Truth Table		17)

- 1) Current state is the state of the DDR2 SDRAM immediately prior to clock edge N.
- 2) Command (N) is the command registered at clock edge N, and Action (N) is a result of Command (N)
- 3) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 4) CKE must be maintained HIGH while the device is in OCD calibration mode.
- 5) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 6) CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 7) The Power-Down Mode does not perform any refresh operations. The duration of Power-Down Mode is therefor limited by the refresh requirements
- 8) "X" means "don't care (including floating around $V_{\rm REF}$)" in Self Refresh and Power Down. However ODT must be driven HIGH or LOW in Power Down if the ODT function is enabled (Bit A2 or A6 set to "1" in EMRS(1)).
- 9) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 10) Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.
- 11) $t_{\text{CKE.MIN}}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{\text{IS}} + 2xt_{\text{CKE}} + t_{\text{IH}}$.
- 12) V_{REF} must be maintained during Self Refresh operation.
- 13) On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the t_{XSNR} period. Read commands may be issued only after t_{XSRD} (200 clocks) is satisfied.
- 14) Valid commands for Self Refresh Exit are NOP and DESELCT only.
- 15) Power-Down and Self Refresh can not be entered while Read or Write operations, (Extended) mode Register operations, Precharge or Refresh operations are in progress.
- 16) Self Refresh mode can only be entered from the All Banks Idle state.
- 17) Must be a legal command as defined in the Command Truth Table.

TABLE 19

Data Mask (DM) Truth Table

		(2)	
Name (Function)	DM	DQs	Note
Write Enable	L	Valid	1)
Write Inhibit	Н	Х	1)

¹⁾ Used to mask write data; provided coincident with the corresponding data.



5 Operating Conditions

This chapter lists the electrical characteristics and operating conditions and AC operating conditions. For $I_{\rm DD}$ distinguishes between abolute maximum ratings, DC characteristics please see **Chapter 6**.

5.1 Absolute Maximum Ratings

Caution is needed not to exceed absolute maximum ratings of the DRAM device listed in Table 20 at any time.

			Absolu	_	ABLE 20 num Ratings
Symbol	Parameter	Rating	Rating		Note
		Min.	Max.		
V_{DD}	Voltage on $V_{\rm DD}$ pin relative to $V_{\rm SS}$	-1.0	+2.3	V	1)
V_{DDQ}	Voltage on $V_{\rm DDQ}$ pin relative to $V_{\rm SS}$	-0.5	+2.3	V	1)2)
V_{DDL}	Voltage on $V_{\rm DDL}$ pin relative to $V_{\rm SS}$	-0.5	+2.3	V	1)2)
V_{IN},V_{OUT}	Voltage on any pin relative to V_{SS}	-0.5	+2.3	V	1)
T_{STG}	Storage Temperature	-55	+100	°C	1)2)

¹⁾ When $V_{\rm DD}$ and $V_{\rm DDQ}$ and $V_{\rm DDL}$ are less than 500 mV; $V_{\rm REF}$ may be equal to or less than 300 mV.

Attention: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

				7	TABLE 21
DRAM Component Operating Temperature Range					
Symbol	Parameter	Rating		Unit	Note
		Min.	Max.		
T_{OPER}	Operating Temperature	0	95	°C	1)2)3)4)

¹⁾ Operating Temperature is the case surface temperature on the center / top side of the DRAM.

²⁾ Storage Temperature is the case surface temperature on the center/top side of the DRAM.

²⁾ The operating temperature range are the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0 - 95 °C under all other specification parameters.

³⁾ Above 85 °C the Auto-Refresh command interval has to be reduced to $t_{\rm REFI}$ = 3.9 $\mu \rm s$

⁴⁾ When operating this product in the 85 °C to 95 °C TCASE temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to "1". When the High Temperature Self Refresh is enabled there is an increase of $I_{\rm DD6}$ by approximately 50%

4)

٧



 V_{REF}

HYB18TC1G[80/16]0AF 1-Gbit DDR2 SDRAM

 $0.51 \times V_{\rm DDQ}$

 $V_{\sf REF}$ + 0.04

5.2 DC Characteristics

This chapter describes the DC characteristics.

TABLE 22 Recommended DC Operating Conditions (SSTL_18) **Symbol Parameter** Rating Note Max. Min. Typ. 1) V_{DD} Supply Voltage 1.7 1.8 1.9 1) V_{DDDL} Supply Voltage for DLL 1.7 1.8 1.9 ٧ 1) 1.7 1.8 1.9 ٧ V_{DDQ} Supply Voltage for Output 2)3) $0.5 \times V_{\mathsf{DDQ}}$ V

1) $V_{\rm DDQ}$ tracks with $V_{\rm DD}$, $V_{\rm DDDL}$ tracks with $V_{\rm DD}$. AC parameters are measured with $V_{\rm DD}$, $V_{\rm DDQ}$ and $V_{\rm DDDL}$ tied together.

 $0.49 \times V_{\mathrm{DDQ}}$

 $V_{\sf REF} - 0.04$

2) The value of V_{REF} may be selected by the user to provide optimum noise margin in the system. Typically the value of V_{REF} is expected to be about 0.5 x $V_{\rm DDQ}$ of the transmitting device and $V_{\rm REF}$ is expected to track variations in $V_{\rm DDQ}$.

 V_{REF}

3) Peak to peak ac noise on $V_{\rm REF}$ may not exceed $\pm\,$ 2% $V_{\rm REF}$ (dc)

Input Reference Voltage

Termination Voltage

4) V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} , and must track variations in die dc level of V_{REF} .

			ODT	DC Electr		BLE 23 acteristics
Parameter / Condition	Symbol	Min.	Nom.	Max.	Unit	Note
Termination resistor impedance value for EMRS(1)[A6,A2] = [0,1]; 75 Ohm	Rtt1(eff)	60	75	90	Ω	1)
Termination resistor impedance value for EMRS(1)[A6,A2] =[1,0]; 150 Ohm	Rtt2(eff)	120	150	180	Ω	1)
Termination resistor impedance value for EMRS(1)(A6,A2)=[1,1]; 50 Ohm	Rtt3(eff)	40	50	60	Ω	1)
Deviation of V _M with respect to V _{DDQ} / 2	delta V _M	-6.00	_	+ 6.00	%	2)

- Measurement Definition for Rtt(eff): Apply $V_{\rm IH(ac)}$ and $V_{\rm IL(ac)}$ to test pin separately, then measure current I($V_{\rm IHac}$) and I($V_{\rm ILac}$) respectively. $\mathsf{Rtt}(\mathsf{eff}) = (V_{\mathsf{IH}(\mathsf{ac})} - V_{\mathsf{IL}(\mathsf{ac})}) \, / (\mathsf{I}(V_{\mathsf{IHac}}) - \mathsf{I}(V_{\mathsf{ILac}})).$
- 2) Measurement Definition for $V_{\rm M}$: Turn ODT on and measure voltage ($V_{\rm M}$) at test pin (midpoint) with no load: delta $V_{\rm M}$ = ((2 × $V_{\rm M}$ / $V_{\rm DDQ}$) 1) x 100%

				TABL	E 24
	Input and Output Leakage Curre				urrents
Symbol	Parameter / Condition	Min.	Max.	Unit	Note
IIL	Input Leakage Current; any input 0 V < $V_{\rm IN}$ < $V_{\rm DD}$	-2	+2	μΑ	1)
IOL	Output Leakage Current; 0 V < $V_{\rm OUT}$ < $V_{\rm DDQ}$	- 5	+5	μΑ	2)

- 1) All other pins not under test = 0 V
- 2) DQ's, LDQS, UDQS, UDQS, UDQS, DQS, DQS, RDQS, RDQS are disabled and ODT is turned off



5.3 DC & AC Characteristics

DDR2 SDRAM pin timing are specified for either single ended or differential mode depending on the setting of the EMRS(1) "Enable $\overline{\rm DQS}$ " mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2 SDRAM pin timing are measured is mode dependent. In single ended mode, timing relationships are measured relative to the rising or falling edges of DQS crossing at $V_{\rm REF}$.

In differential mode, these timing relationships are measured relative to the crosspoint of DQS and its complement, \overline{DQS} . This distinction in timing methods is verified by design and characterization but not subject to production test. In single ended mode, the \overline{DQS} (and \overline{RDQS}) signals are internally disabled and don't care.

TABLE 25

Do & Ac Logic input Levels								
Symbol	Parameter	DDR2-400, DDR2-533		DDR2-667	Unit			
		Min.	Max.	Min.	Max.			
$V_{IH(dc)}$	DC input logic high	V _{REF} + 0.125	V _{DDQ} + 0.3	V _{REF} + 0.125	$V_{\rm DDQ}$ + 0.3	V		
$V_{IL(dc)}$	DC input low	-0.3	$V_{\sf REF}$ – 0.125	-0.3	$V_{\sf REF}$ – 0.125	V		
$V_{IH(ac)}$	AC input logic high	$V_{\sf REF}$ + 0.250	_	$V_{\sf REF}$ + 0.200	_	V		
$V_{IL(ac)}$	AC input low	_	$V_{\sf REF}$ – 0.250	_	$V_{\sf REF}$ – 0.200	V		

TABLE 26

Single-ended AC Input Test Cond				
Symbol	Condition	Value	Unit	Note
V_{REF}	Input reference voltage	$0.5 \times V_{\mathrm{DDQ}}$	V	1)
$V_{ m SWING.MAX}$	Input signal maximum peak to peak swing	1.0	V	1)
SLEW	Input signal minimum Slew Rate	1.0	V / ns	2)3)

- 1) Input waveform timing is referenced to the input signal crossing through the V_{REF} level applied to the device under test.
- 2) The input signal minimum Slew Rate is to be maintained over the range from $V_{\rm IH(ac),MIN}$ to $V_{\rm REF}$ for rising edges and the range from $V_{\rm REF}$ to $V_{\rm IL(ac),MAX}$ for falling edges as shown in **Figure 3**
- 3) AC timings are referenced with input waveforms switching from $V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$ on the positive transitions and $V_{\rm IH(ac)}$ to $V_{\rm IL(ac)}$ on the negative transitions.







TABLE 27

Differential DC and AC Input and Output Logic Leve						
Symbol	Parameter	Min.	Max.	Unit	Note	
$V_{IN(dc)}$	DC input signal voltage	-0.3	V _{DDQ} + 0.3	_	1)	
$V_{ID(dc)}$	DC differential input voltage	0.25	V_{DDQ} + 0.6	_	2)	
$V_{ID(ac)}$	AC differential input voltage	0.5	V _{DDQ} + 0.6	V	3)	
$V_{IX(ac)}$	AC differential cross point input voltage	$0.5 \times V_{\rm DDQ} - 0.175$	$0.5 \times V_{\rm DDQ}$ + 0.175	V	4)	
$V_{\mathrm{OX(ac)}}$	AC differential cross point output voltage	$0.5 \times V_{\rm DDQ} - 0.125$	$0.5 imes V_{ m DDQ}$ + 0.125	V	5)	

- 1) $V_{\text{IN(dc)}}$ specifies the allowable DC execution of each input of differential pair such as CK, $\overline{\text{CK}}$, DQS, $\overline{\text{DQS}}$ etc.
- 2) $V_{\rm ID(dc)}$ specifies the input differential voltage $V_{\rm TR}-V_{\rm CP}$ required for switching. The minimum value is equal to $V_{\rm IH(dc)}-V_{\rm IL(dc)}$
- 3) $V_{\rm ID(ac)}$ specifies the input differential voltage $V_{\rm TR} V_{\rm CP}$ required for switching. The minimum value is equal to $V_{\rm IH(ac)} V_{\rm IL(ac)}$.
- 4) The value of $V_{\rm IX(ac)}$ is expected to equal 0.5 x $V_{\rm DDQ}$ of the transmitting device and $V_{\rm IX(ac)}$ is expected to track variations in $V_{\rm DDQ}$. $V_{\rm IX(ac)}$ indicates the voltage at which differential input signals must cross.
- 5) The value of $V_{\text{OX(ac)}}$ is expected to equal 0.5 x V_{DDQ} of the transmitting device and $V_{\text{OX(ac)}}$ is expected to track variations in V_{DDQ} . $V_{\text{OX(ac)}}$ indicates the voltage at which differential input signals must cross.





5.4 Output Buffer Characteristics

This chapter describes the Output Buffer Characteristics.

				TABLE 28		
SSTL_18 Output DC Current Dri						
Symbol	Parameter	SSTL_18	Unit	Note		
I_{OH}	Output Minimum Source DC Current	-13.4	mA	1)2)		
I_{OL}	Output Minimum Sink DC Current	13.4	mA	2)3)		

- 1) $V_{\rm DDQ}$ = 1.7 V; $V_{\rm OUT}$ = 1.42 V. ($V_{\rm OUT}$ $V_{\rm DDQ}$) / $I_{\rm OH}$ must be less than 21 Ohm for values of $V_{\rm OUT}$ between $V_{\rm DDQ}$ and $V_{\rm DDQ}$ 280 mV.
- 2) The values of $I_{\rm OH(dc)}$ and $I_{\rm OL(dc)}$ are based on the conditions given in ¹⁾ and ³⁾. They are used to test drive current capability to ensure $V_{\rm IH.MIN}$ -plus a noise margin and $V_{\rm IL.MAX}$ minus a noise margin are delivered to an SSTL_18 receiver. The actual current values are derived by shifting the desired driver operating points along 21 Ohm load line to define a convenient current for measurement.
- 3) $V_{\rm DDQ}$ = 1.7 V; $V_{\rm OUT}$ = 280 mV. $V_{\rm OUT}$ / $I_{\rm OL}$ must be less than 21 Ohm for values of $V_{\rm OUT}$ between 0 V and 280 mV.

			TA	BLE 29		
		SSTL_18 Output AC Test Conditions				
Symbol	Parameter	SSTL_18	Unit	Note		
V_{OH}	Minimum Required Output Pull-up	V _{TT} + 0.603	V	1)		
V_{OL}	Maximum Required Output Pull-down	V _{TT} - 0.603	V	1)		
V_{OTR}	Output Timing Measurement Reference Level	$0.5 imes V_{ m DDQ}$	V			

¹⁾ SSTL_18 test load for V_{OH} and $_{\text{VOL}}$ is different from the referenced load. The SSTL_18 test load has a 20 Ohm series resistor additionally to the 25 Ohm termination resistor into V_{TT} . The SSTL_18 definition assumes that \pm 335 mV must be developed across the effectively 25 Ohm termination resistor (13.4 mA x 25 Ohm = 335 mV). With an additional series resistor of 20 Ohm this translates into a minimum requirement of 603 mV swing relative to V_{TT} , at the ouput device (13.4 mA x 45 Ohm = 603 mV).



TABLE 30

OCD Default Characteristics

Symbol	Description	Min.	Nominal	Max.	Unit	Note	
_	Output Impedance				Ohms	1)2)	
_	Pull-up / Pull down mismatch	0	_	4	Ohms	1)2)3)	
_	Output Impedance step size for OCD calibration	0	_	1.5	Ohms	4)	
S_{OUT}	Output Slew Rate	1.5	_	5.0	V / ns	1)5)6)7)8)	

- 1) Absolute Specifications (T_{OPER} ; V_{DD} = 1.8 V ± 0.1 V; VDDQ = 1.8 V ± 0.1 V), altering OCD from default state no longer requires DRAM to meet timing, voltage and slew rate specifications on I/O's.
- 2) Impedance measurement condition for output source dc current: $V_{\rm DDQ}$ = 1.7 V, $V_{\rm OUT}$ = 1420 mV; $(V_{\rm OUT} V_{\rm DDQ}) / I_{\rm OH}$ must be less than 23.4 ohms for values of $V_{\rm OUT}$ between $V_{\rm DDQ}$ and $V_{\rm DDQ}$ = 280 mV. Impedance measurement condition for output sink dc current: $V_{\rm DDQ}$ = 1.7 V; $V_{\rm OUT}$ = -280 mV; $V_{\rm OUT} / I_{\rm OL}$ must be less than 23.4 Ohms for values of $V_{\rm OUT}$ between 0 V and 280 mV.
- 3) Mismatch is absolute value between pull-up and pull-down, both measured at same temperature and voltage.
- 4) This represents the step size when the OCD is near 18 ohms at nominal conditions across all process parameters and represents only the DRAM uncertainty. A 0 Ohm value (no calibration) can only be achieved if the OCD impedance is 18 ± 0.75 Ohms under nominal conditions.
- 5) Slew Rates according to $V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$.
- 6) The absolute value of the Slew Rate as measured from DC to DC is equal to or greater than the Slew Rate as measured from AC to AC. This is verified by design and characterization but not subject to production test.
- Timing skew due to DRAM output Slew Rate mis-match between DQS / DQS and associated DQ's is included in t_{DQSQ} and t_{QHS} specification.
- 8) DRAM output Slew Rate specification applies to 400 and 533 speed bins.

5.5 Input / Output Capacitance

TABLE 31

Input / Output Capacitance

		input / Output Capacitance				
Symbol			DDR2-400 & DDR- 2-533		DDR2-667	
		Min.	Max.	Min.	Max.	
CCK	Input capacitance, CK and CK	1.0	2.0	1.0	2.0	pF
CDCK	Input capacitance delta, CK and CK	_	0.25	<u> </u>	0.25	pF
CI	Input capacitance, all other input-only pins	1.0	2.0	1.0	2.0	pF
CDI	Input capacitance delta, all other input-only pins	_	0.25	—	0.25	pF
CIO	Input/output capacitance, DQ, DM, DQS, DQS, RDQS, RDQS	2.5	4.0	2.5	3.5	pF
CDIO	Input/output capacitance delta, DQ, DM, DQS, DQS, RDQS, RDQS	_	0.5	_	0.5	pF



5.6 Overshoot and Undershoot Specification

TABLE 32 AC Overshoot / Undershoot Specification for Address and Control Pins Parameter DDR2-400 DDR2-533 DD2-667 Unit 0.9 0.9 0.9 ٧ Maximum peak amplitude allowed for overshoot area ٧ Maximum peak amplitude allowed for undershoot area 0.9 0.9 0.9 Maximum overshoot area above V_{DD} 1.33 1.00 0.80 V.ns Maximum undershoot area below $V_{\rm SS}$ 1.33 0.80 1.00 V.ns






TABLE 33

AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins							
Parameter	DDR2-400	DDR2-533	DD2-667	Unit			
Maximum peak amplitude allowed for overshoot area	0.9	0.9	0.9	V			
Maximum peak amplitude allowed for undershoot area	0.9	0.9	0.9	V			
Maximum overshoot area above V_{DDQ}	0.38	0.28	0.23	V.ns			
Maximum undershoot area below V_{SSO}	0.38	0.28	0.23	V.ns			

FIGURE 6 AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins




TABLE 34

1)2)3)4)5)6)

 $I_{\rm DD5B}$



HYB18TC1G[80/16]0AF 1-Gbit DDR2 SDRAM

6 Currents Specifications and Conditions

For Double-Data-Rate-Two SDRAMs described in this data sheet the maximum $I_{\rm DD}$ values are listed in **Table 36**. The measurement conditions for $I_{\rm DD}$ characteristics are listed in

Table 34, general timing conditions used are listed in **Table 35**. At the end of this chapter the on-die-termination currents are defined.

I. Mass.		DLE 34
I _{DD} Measu	irement (Conditions
Parameter	Symbol	Note
Operating Current - One bank Active - Precharge $t_{\text{CK}} = t_{\text{CK(IDD)}}, \ t_{\text{RC}} = t_{\text{RC(IDD)}}, \ t_{\text{RAS}} = t_{\text{RAS.MIN(IDD)}}, \ \text{CKE}$ is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands. Address and control inputs are switching; Databus inputs are switching.	I_{DD0}	1)2)3)4)5)6)
Operating Current - One bank Active - Read - Precharge $I_{\text{OUT}} = 0 \text{ mA}$, BL = 4, $t_{\text{CK}} = t_{\text{CK(IDD)}}$, $t_{\text{RC}} = t_{\text{RC(IDD)}}$, $t_{\text{RAS}} = t_{\text{RAS.MIN(IDD)}}$, $t_{\text{RCD}} = t_{\text{RCD(IDD)}}$, AL = 0, CL = CL(IDD); CKE is HIGH, CS is HIGH between valid commands. Address and control inputs are switching; Databus inputs are switching.	I_{DD1}	1)2)3)4)5)6)
Precharge Power-Down Current All banks idle; CKE is LOW; $t_{\text{CK}} = t_{\text{CK(IDD)}}$;Other control and address inputs are stable; Data bus inputs are floating	I_{DD2P}	1)2)3)4)5)6)
Precharge Standby Current All banks idle; \overline{CS} is HIGH; CKE is HIGH; $t_{CK} = t_{CK(IDD)}$; Other control and address inputs are switching, Data bus inputs are switching.	I_{DD2N}	1)2)3)4)5)6)
Precharge Quiet Standby Current All banks idle; \overline{CS} is HIGH; CKE is HIGH; $t_{CK} = t_{CK(IDD)}$; Other control and address inputs are stable, Data bus inputs are floating.	I_{DD2Q}	1)2)3)4)5)6)
Active Power-Down Current All banks open; $t_{CK} = t_{CK(IDD)}$, CKE is LOW; Other control and address inputs are stable; Data bus inputs are floating. MRS A12 bit is set to "0" (Fast Power-down Exit).	$I_{DD3P(0)}$	1)2)3)4)5)6)
Active Power-Down Current All banks open; $t_{CK} = t_{CK(IDD)}$, CKE is LOW; Other control and address inputs are stable, Data bus inputs are floating. MRS A12 bit is set to 1 (Slow Power-down Exit);	$I_{\mathrm{DD3P(1)}}$	1)2)3)4)5)6)
Active Standby Current All banks open; $t_{\text{CK}} = t_{\text{CK(IDD)}}$; $t_{\text{RAS}} = t_{\text{RAS.MAX(IDD)}}$, $t_{\text{RP}} = t_{\text{RP(IDD)}}$; CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	I_{DD3N}	1)2)3)4)5)6)
Operating Current Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = $CL_{(IDD)}$; $t_{CK} = t_{CK(IDD)}$; $t_{RAS} = t_{RAS.MAX.(IDD)}$, $t_{RP} = t_{RP(IDD)}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching; $I_{OUT} = 0$ mA.	I_{DD4R}	1)2)3)4)5)6)
Operating Current Burst Write: All banks open; Continuous burst writes; BL = 4; AL = 0, CL = $CL_{(IDD)}$; $t_{CK} = t_{CK(IDD)}$; $t_{RAS} = t_{RAS.MAX(IDD)}$, $t_{RP} = t_{RP(IDD)}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	I_{DD4W}	1)2)3)4)5)6)

 $t_{\rm CK}$ = $t_{\rm CK(IDD)}$, Refresh command every $t_{\rm RFC}$ = $t_{\rm RFC(IDD)}$ interval, CKE is HIGH, $\overline{\rm CS}$ is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.



Parameter	Symbol	Note
Distributed Refresh Current $t_{\text{CK}} = t_{\text{CK(IDD)}}$, Refresh command every $t_{\text{REFI}} = 7.8 \mu \text{s}$ interval, CKE is LOW and $\overline{\text{CS}}$ is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.	I_{DD5D}	1)2)3)4)5)6)
Self-Refresh Current CKE \leq 0.2 V; external clock off, CK and $\overline{\text{CK}}$ at 0 V; Other control and address inputs are floating, Data bus inputs are floating.	I_{DD6}	1)2)3)4)5)6)
 Operating Bank Interleave Read Current All banks interleaving reads, I_{OUT} = 0 mA; BL = 4, CL = CL_(IDD), AL = t_{RCD(IDD)} -1 × t_{CK(IDD)}; t_{CK} = t_{CK(IDD)}, t_{RRD} = t_{RRD(IDD)}; t_{FAW} = t_{FAW(IDD)}; CKE is HIGH, CS is HIGH between valid commands. Address bus inputs are stable during deselects; Data bus is switching. Timing pattern for x4 and x8 components: DDR2-400: A0 RA0 A1 RA1 A2 RA2 A3 RA3 A4 RA4 A5 RA5 A6 RA6 A7 RA7 (16 clocks) DDR2-533: A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D (20 clocks) Timing pattern for x16 components: DDR2-400: A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D (20 clocks) DDR2-533: A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 D A7 RA7 D D D (26 clocks) 	$I_{ m DD7}$	1)2)3)4)5)6)7)

- 1) $V_{\rm DDQ}$ = 1.8 V ± 0.1 V; $V_{\rm DD}$ = 1.8 V ± 0.1 V
- 2) $I_{\rm DD}$ specifications are tested after the device is properly initialized.
- 3) $I_{\rm DD}$ parameter are specified with ODT disabled.
- 4) Data Bus consists of DQ, DM, DQS, DQS, RDQS, RDQS, LDQS, LDQS, UDQS and UDQS.
- 5) Definitions for $I_{\rm DD}$: see **Table 35**
- 6) Timing parameter minimum and maximum values for $I_{\rm DD}$ current measurements are defined in Table 46.
- 7) A = Activate, RA = Read with Auto-Precharge, D=DESELECT

TABLE 35 Definition for /--

	Definition for I _{DD}
Parameter	Description
LOW	defined as $V_{\mathrm{IN}} \leq V_{\mathrm{IL(ac).MAX}}$
HIGH	defined as $V_{\rm IN} \geq V_{\rm IH(ac).MIN}$
STABLE	defined as inputs are stable at a HIGH or LOW level
FLOATING	defined as inputs are $V_{\rm REF}$ = $V_{\rm DDQ}$ / 2
SWITCHING	defined as: Inputs are changing between high and low every other clock (once per two clocks) for address and control signals, and inputs changing between high and low every other data transfer(once per clock) for DQ signals not including mask or strobes



TABLE 36 Specification for HYB18TC1G[80/16]0AF

Symbol	-3S	-3.7	-5	Unit	Note	
	DDR2-667D DDR2-533C		DDR2 - 400B			
I_{DD0}	81	75	70	mA	×8	
	90	80	75	mA	×16	
I_{DD1}	100	85	80	mA	×8	
	109	95	90	mA	×16	
I_{DD2N}	60	29	35	mA		
I_{DD2P}	7	7	7	mA		
I_{DD2Q}	39	23	28	mA		
I_{DD3N}	65	50	40	mA		
I_{DD3P}	22	14	18	mA	1)	
	9	6	9	mA	2)	
I_{DD4R}	200	145	115	mA	×8	
	240	175	140	mA	×16	
I_{DD4W}	200	140	110	mA	×8	
	260	195	155	mA	×16	
I_{DD5B}	200	185	180	mA		
I_{DD5D}	10	10	10	mA	3)	
I_{DD6}	8	8	8	mA		
I_{DD7}	242	230	205	mA	×8	
	313	300	265	mA	×16	

¹⁾ MRS(12)=0

²⁾ MRS(12)=1

³⁾ For $I_{\rm DD5D}$ and $I_{\rm DD6}$: $0 \le {\rm T_{CASE}} \le 85~{\rm ^{\circ}C}$



7 Timing Characteristics

This chapter contains speed grade definition, AC timing parameter and ODT tables.

7.1 Speed Grade Definitions

All Speed grades faster than DDR2-DDR400B comply with DDR2-DDR400B timing specifications (t_{CK} = 5ns with t_{RAS} = 40ns). List of Speed Grade Definition tables:

- Table 37 "Speed Grade Definition Speed Bins for DDR2-667D" on Page 34
- Table 38 "Speed Grade Definition Speed Bins for DDR2-533C" on Page 35
- Table 39 "Speed Grade Definition Speed Bins for DDR2–400B" on Page 36

		S	peed Grade	Definition S	peed Bins	TABLE 37 for DDR2-667D
Speed Grade			DDR2-6	DDR2-667D		Note
IFX Sort Name			-3S	-3 S		
CAS-RCD-RP latencies	5		5-5-5	-5-5		
Parameter		Symbol	Min.	Max.	_	
Clock Frequency	@ CL = 3	t _{CK}	5	8	ns	1)2)3)4)
	@ CL = 4	t _{CK}	3.75	8	ns	1)2)3)4)
	@ CL = 5	t _{CK}	3	8	ns	1)2)3)4)
Row Active Time		t_{RAS}	45	70000	ns	1)2)3)4)5)
Row Cycle Time		t_{RC}	60	_	ns	1)2)3)4)
RAS-CAS-Delay		t_{RCD}	15	_	ns	1)2)3)4)
Row Precharge Time		t_{RP}	15	<u> </u>	ns	1)2)3)4)

- 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the "Reference Load for Timing Measurements".
- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode; The input reference level for signals other than CK/CK, DQS / DQS, RDQS / RDQS is defined.
- 3) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 4) The output timing reference voltage level is $V_{\rm TT}$.
- 5) $t_{\text{RAS,MAX}}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x $t_{\text{REFI-}}$



TABLE 38

		Spe	ed Grade [Definition Sp	eed Bins t	for DDR2-533C
Speed Grade				DDR2-533C		Note
IFX Sort Name			-3.7	-3.7		
CAS-RCD-RP latencies		4-4-4	4-4-4			
Parameter		Symbol	Min.	Max.	_	
Clock Frequency	@ CL = 3	t_{CK}	5	8	ns	1)2)3)4)
	@ CL = 4	t_{CK}	3.75	8	ns	1)2)3)4)
	@ CL = 5	t_{CK}	3.75	8	ns	1)2)3)4)
Row Active Time		t_{RAS}	45	70000	ns	1)2)3)4)5)
Row Cycle Time		t_{RC}	60	_	ns	1)2)3)4)
RAS-CAS-Delay		t_{RCD}	15	_	ns	1)2)3)4)
Row Precharge Time		t_{RP}	15	<u> </u>	ns	1)2)3)4)

- 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the "Reference Load for Timing Measurements".
- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode; The input reference level for signals other than CK/CK, DQS / DQS, RDQS / RDQS is defined.
- 3) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 4) The output timing reference voltage level is $V_{\rm TT}$.
- 5) $t_{\text{RAS.MAX}}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x $t_{\text{REFI-}}$



TABLE 39

		Spe	ed Grade [Definition Sp	eed Bins	or DDR2-400B
Speed Grade				DDR2-400B		Note
IFX Sort Name	IFX Sort Name			-5		
CAS-RCD-RP latencies			3-3-3	3–3–3		
Parameter		Symbol	l Min.	Max.	_	
Clock Frequency	@ CL = 3	t_{CK}	5	8	ns	1)2)3)4)
	@ CL = 4	t_{CK}	5	8	ns	1)2)3)4)
	@ CL = 5	t_{CK}	5	8	ns	1)2)3)4)
Row Active Time		t_{RAS}	40	70000	ns	1)2)3)4)5)
Row Cycle Time		t_{RC}	55	_	ns	1)2)3)4)
RAS-CAS-Delay		t_{RCD}	15	_	ns	1)2)3)4)
Row Precharge Time		t_{RP}	15	_	ns	1)2)3)4)

- 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0).
- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode.
- 3) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 4) The output timing reference voltage level is $V_{\rm TT}$.
- 5) $t_{RAS,MAX}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to $9 \times t_{REFI}$.



7.2 AC Timing Parameters

List of Timing Parameters Tables.

- Table 40 "Timing Parameter by Speed Grade DDR2-667" on Page 37
- Table 41 "Timing Parameter by Speed Grade DDR2-533" on Page 42
- Table 42 "Timing Parameter by Speed Grade DDR2-400" on Page 44

				•	TABLE 40				
Timing Parameter by Speed Grade - DDR2-667									
Parameter	Symbol	DDR2-667		Unit	Note 1)2)3)4)5)6)7)				
		Min.	Max.		1,2,0,4,0,0,1,				
DQ output access time from CK / CK	t_{AC}	-4 50	+450	ps	8)				
DQS output access time from CK / CK	t_{DQSCK}	-400	+400	ps	8)				
Average clock high pulse width	$t_{CH.AVG}$	0.48	0.52	$t_{CK.AVG}$	9)10)				
Average clock low pulse width	$t_{CL.AVG}$	0.48	0.52	$t_{CK.AVG}$	9)10)				
Average clock period	$t_{CK.AVG}$	3000	8000	ps					
DQ and DM input setup time	$t_{DS.BASE}$	100	_	ps	11)12)13)				
DQ and DM input hold time	$t_{DH.BASE}$	175	_	ps	12)13)14)				
Control & address input pulse width for each input	t_{IPW}	0.6	_	$t_{CK.AVG}$					
DQ and DM input pulse width for each input	t_{DIPW}	0.35	_	$t_{CK.AVG}$					
Data-out high-impedance time from CK / CK	t_{HZ}	_	t _{AC.MAX}	ps	8)15)				
DQS/DQS low-impedance time from CK / CK	$t_{LZ.DQS}$	t _{AC.MIN}	t _{AC.MAX}	ps	8)15)				
DQ low impedance time from CK/CK	$t_{LZ.DQ}$	$2 \times t_{AC.MIN}$	t _{AC.MAX}	ps	8)15)				
DQS-DQ skew for DQS & associated DQ signals	t_{DQSQ}	_	240	ps	16)				
CK half pulse width	t_{HP}	$Min(t_{CH.ABS}, t_{CL.ABS})$	_	ps	17)				
DQ hold skew factor	t_{QHS}	_	340	ps	18)				
DQ/DQS output hold time from DQS	t_{QH}	$t_{HP} - t_{QHS}$	_	ps	19)				
Write command to DQS associated clock edges	WL	RL-1		nCK					
DQS latching rising transition to associated clock edges	t_{DQSS}	- 0.25	+ 0.25	t _{CK.AVG}	20)				
DQS input high pulse width	t_{DQSH}	0.35	_	$t_{CK.AVG}$					
DQS input low pulse width	t_{DQSL}	0.35	_	$t_{CK.AVG}$					
DQS falling edge to CK setup time	t_{DSS}	0.2	_	$t_{CK.AVG}$	20)				
DQS falling edge hold time from CK	t_{DSH}	0.2	_	$t_{CK.AVG}$	20)				
Write postamble	t_{WPST}	0.4	0.6	$t_{CK.AVG}$					
Write preamble	t_{WPRE}	0.35	_	$t_{CK.AVG}$					
Address and control input setup time	$t_{LS.BASE}$	200	_	ps	21)22)				
Address and control input hold time	$t_{LH.BASE}$	275	_	ps	22)23)				
Read preamble	t_{RPRE}	0.9	1.1	$t_{CK.AVG}$	24)25)				
Read postamble	t_{RPST}	0.4	0.6	$t_{\rm CK.AVG}$	24)26)				
Active to precharge command	t_{RAS}	45	70000	ns	27)				



Parameter	Symbol	DDR2-667		Unit	Note 1)2)3)4)5)6)7)	
		Min.	Max.		1)2)3)4)5)6)7)	
Active to active command period for 1KB page size products	t_{RRD}	7.5	_	ns	27)	
Active to active command period for 2KB page size products	t_{RRD}	10	_	ns	27)	
Four Activate Window for 1KB page size products	$t_{\sf FAW}$	37.5	_	ns	27)	
Four Activate Window for 2KB page size products	$t_{\sf FAW}$	50	_	ns	27)	
CAS to CAS command delay	t_{CCD}	2	_	nCK		
Write recovery time	t_{WR}	15	_	ns	27)	
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t_{nRP}	_	nCK	28)29)	
Internal write to read command delay	t_{WTR}	7.5	_	ns	27)30)	
Internal Read to Precharge command delay	t_{RTP}	7.5	_	ns	27)	
Exit self-refresh to a non-read command	t_{XSNR}	t _{RFC} +10	_	ns	27)	
Exit self-refresh to read command	t_{XSRD}	200	_	nCK		
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	_	nCK		
Exit power down to read command	t_{XARD}	2	_	nCK		
Exit active power-down mode to read command (slow exit, lower power)	t _{XARDS}	7 – AL	_	nCK		
CKE minimum pulse width (high and low pulse width)	t _{CKE}	3	_	nCK	31)	
ODT turn-on delay	t_{AOND}	2	2	nCK		
ODT turn-on	t_{AON}	t _{AC.MIN}	$t_{AC.MAX} + 0.7$	ns	8)32)	
ODT turn-on (Power down mode)	t _{AONPD}	t _{AC.MIN} + 2	$2 \times t_{\text{CK.AVG}} + t_{\text{AC.MAX}} + 1$	ns		
ODT turn-off delay	t_{AOFD}	2.5	2.5	nCK		
ODT turn-off	t_{AOF}	t _{AC.MIN}	$t_{AC.MAX} + 0.6$	ns	33)34)	
ODT turn-off (Power down mode)	t_{AOFPD}	<i>t</i> _{AC.MIN} + 2	$2.5 \times t_{\text{CK.AVG}} + t_{\text{AC.MAX}} + 1$	ns		
ODT to power down entry latency	t_{ANPD}	3	_	nCK		
ODT to power down exit latency	t_{AXPD}	8	_	nCK		
Mode register set command cycle time	t_{MRD}	2	_	nCK		
MRS command to ODT update delay	t_{MOD}	0	12	ns	28)	
OCD drive mode output delay	t_{OIT}	0	12	ns	28)	
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	$t_{\rm LS}$ + $t_{\rm CK.AVG}$ + $t_{\rm LH}$	_	ns		

¹⁾ $V_{\rm DDQ}$ = 1.8 V ± 0.1V; $V_{\rm DD}$ = 1.8 V ± 0.1 V. See notes $^{4)5)6)7)}$

²⁾ Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

³⁾ Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.

⁴⁾ The CK / $\overline{\text{CK}}$ input reference level (for timing reference to CK / $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross. The DQS / $\overline{\text{DQS}}$, RDQS / $\overline{\text{RDQS}}$, input reference level is the crosspoint when in differential strobe mode.

⁵⁾ Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.



- 6) The output timing reference voltage level is $V_{\rm TT}$.
- 7) New units, ' $t_{\text{CK,AVG}}$ ' and 'nCK', are introduced in DDR2–667 and DDR2–800. Unit ' $t_{\text{CK,AVG}}$ ' represents the actual $t_{\text{CK,AVG}}$ of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2–400 and DDR2–533, ' t_{CK} ' is used for both concepts. Example: t_{XP} = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered at Tm + 2, even if (Tm + 2 Tm) is 2 x $t_{\text{CK,AVG}}$ + $t_{\text{ERR,2PER(Min)}}$.
- 8) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\text{ERR}(6-10\text{per})}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\text{ERR}(6-10\text{PER}),\text{MIN}} = -272$ ps and $t_{\text{ERR}(6-10\text{PER}),\text{MAX}} = +293$ ps, then $t_{\text{DQSCK,MIN}(\text{DERATED})} = t_{\text{DQSCK,MIN}} t_{\text{ERR}(6-10\text{PER}),\text{MAX}} = -400$ ps -293 ps =-693 ps and $t_{\text{DQSCK,MAX}(\text{DERATED})} = t_{\text{DQSCK,MAX}} t_{\text{ERR}(6-10\text{PER}),\text{MIN}} = 400$ ps +272 ps =+672 ps. Similarly, $t_{\text{LZ,DQ}}$ for DDR2–667 derates to $t_{\text{LZ,DQ,MIN}(\text{DERATED})} = -900$ ps -293 ps =-1193 ps and $t_{\text{LZ,DQ,MAX}(\text{DERATED})} = 450$ ps +272 ps =+722 ps. (Caution on the MIN/MAX usage!)
- 9) Input clock jitter spec parameter. These parameters are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2–667 and DDR2–800 only. The jitter specified is a random jitter meeting a Gaussian distribution.
- 10) These parameters are specified per their average values, however it is understood that the relationship between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations).
- 11) Input waveform timing $t_{\rm DS}$ with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the $V_{\rm IL,AC}$ level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the $V_{\rm IL,AC}$ level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between $V_{\rm il(DC)MAX}$ and $V_{\rm ih(DC)MIN}$. See Differential input waveform timing tDS and tDS.
- 12) If $t_{
 m DS}$ or $t_{
 m DH}$ is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 13) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS / DQS) crossing.
- 14) Input waveform timing $t_{\rm DH}$ with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the $V_{\rm IH,DC}$ level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the $V_{\rm IL,DC}$ level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between $V_{\rm IL,DC,MAX}$ and $V_{\rm IH,DC,MIN}$. See Differential input waveform timing tDS and tDS.
- 15) $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving ($t_{\rm HZ}$), or begins driving ($t_{\rm LZ}$).
- 16) t_{DQSQ} : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS / \overline{DQS} and associated DQ in any given cycle.
- 17) $t_{\rm HP}$ is the minimum of the absolute half period of the actual input clock. $t_{\rm HP}$ is an input parameter but not an input specification parameter. It is used in conjunction with $t_{\rm QHS}$ to derive the DRAM output timing $t_{\rm QH}$. The value to be used for $t_{\rm QH}$ calculation is determined by the following equation; $t_{\rm HP}$ = MIN ($t_{\rm CLABS}$), where, $t_{\rm CLABS}$ is the minimum of the actual instantaneous clock high time; $t_{\rm CLABS}$ is the minimum of the actual instantaneous clock low time.
- 18) t_{QHS} accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual t_{HP} at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
- 19) $t_{\mathrm{QH}} = t_{\mathrm{HP}} t_{\mathrm{QHS}}$, where: t_{HP} is the minimum of the absolute half period of the actual input clock; and t_{QHS} is the specification value under the max column. {The less half-pulse width distortion present, the larger the t_{QH} value is; and the larger the valid data eye will be.} Examples: 1) If the system provides t_{HP} of 1315 ps into a DDR2–667 SDRAM, the DRAM provides t_{QH} of 975 ps minimum. 2) If the system provides t_{HP} of 1420 ps into a DDR2–667 SDRAM, the DRAM provides t_{QH} of 1080 ps minimum.
- 20) These parameters are measured from a data strobe signal ((L/U/R)DQS / DQS) crossing to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. t_{JIT.PER}, t_{JIT.CC}, etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 21) Input waveform timing is referenced from the input signal crossing at the $V_{\rm IH,AC}$ level for a rising signal and $V_{\rm IL,AC}$ for a falling signal applied to the device under test. See Differential input waveform timing tlS and tlH.
- 22) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. $t_{\rm JIT,PER}$, $t_{\rm JIT,CC}$, etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 23) Input waveform timing is referenced from the input signal crossing at the $V_{\rm IL,DC}$ level for a rising signal and $V_{\rm IH,DC}$ for a falling signal applied to the device under test. See Differential input waveform timing tlS and tlH.
- 24) t_{RPST} end point and t_{RPRE} begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (t_{RPST}), or begins driving (t_{RPRE}). Method for calculating transitions and endpoint shows a method to calculate these points when the device is no longer driving (t_{RPST}), or begins driving (t_{RPRE}) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.



- 25) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\rm JIT.PER}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\rm JIT.PER.MIN} = -72$ ps and $t_{\rm JIT.PER.MAX} = +93$ ps, then $t_{\rm RPRE.MIN(DERATED)} = t_{\rm RPRE.MIN} + t_{\rm JIT.PER.MIN} = 0.9 \times t_{\rm CK.AVG} 72$ ps = +2178 ps and $t_{\rm RPRE.MIAX(DERATED)} = t_{\rm RPRE.MAX} + t_{\rm JIT.PER.MIAX} = 1.1 \times t_{\rm CK.AVG} + 93$ ps = +2843 ps. (Caution on the MIN/MAX usage!).
- 26) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\text{JIT.DUTY}}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\text{JIT.DUTY.MIN}} = -72$ ps and $t_{\text{JIT.DUTY.MAX}} = +93$ ps, then $t_{\text{RPST.MIN}(\text{DERATED})} = t_{\text{RPST.MIN}} + t_{\text{JIT.DUTY.MIN}} = 0.4 \times t_{\text{CK.AVG}} 72$ ps = +928 ps and $t_{\text{RPST.MAX}(\text{DERATED})} = t_{\text{RPST.MAX}} + t_{\text{JIT.DUTY.MAX}} = 0.6 \times t_{\text{CK.AVG}} + 93$ ps = +1592 ps. (Caution on the MIN/MAX usage!).
- 27) For these parameters, the DDR2 SDRAM device is characterized and verified to support $t_{nPARAM} = RU\{t_{PARAM} / t_{CK,AVG}\}$, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\}$, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2–667 5–5–5, of which $t_{RP} = 15$ ns, the device will support $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\} = 5$, i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at Tm + 5 is valid even if (Tm + 5 Tm) is less than 15 ns due to input clock jitter.
- 28) DAL = WR + RU $\{t_{RP}(ns) / t_{CK}(ns)\}$, where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For t_{RP} , if the result of the division is not already an integer, round up to the next highest integer. t_{CK} refers to the application clock period. Example: For DDR2–533 at t_{CK} = 3.75 ns with t_{WR} programmed to 4 clocks. t_{DAL} = 4 + (15 ns / 3.75 ns) clocks = 4 + (4) clocks = 8 clocks.
- 29) $t_{DAL,nCK}$ = WR [nCK] + $t_{nRP,nCK}$ = WR + RU{ t_{RP} [ps] / $t_{CK,AVG}$ [ps] }, where WR is the value programmed in the EMR.
- 30) t_{WTR} is at lease two clocks (2 x t_{CK}) independent of operation frequency.
- 31) $t_{\text{CKE.MIN}}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{\text{IS}} + 2 \times t_{\text{CK}} + t_{\text{IH}}$.
- 32) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from t_{AOND} .
- 33) ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} .
- 34) When the device is operated with input clock jitter, this parameter needs to be derated by $\{-t_{\rm JIT.DUTY.MAX} t_{\rm ERR(6-10PER).MAX}\}$ and $\{-t_{\rm JIT.DUTY.MIN} t_{\rm ERR(6-10PER).MIN}\}$ of the actual input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\rm ERR(6-10PER).MIN} = -272$ ps, $t_{\rm ERR(6-10PER).MAX} = +293$ ps, $t_{\rm JIT.DUTY.MIN} = -106$ ps and $t_{\rm JIT.DUTY.MAX} = +94$ ps, then $t_{\rm AOF.MIN}({\rm DERATED}) = t_{\rm AOF.MIN} + \{-t_{\rm JIT.DUTY.MIN} + \{-t_{\rm JIT.DUTY.MIN}\} = -105$ ps +106 ps +106



FIGURE 7

Method for calculating transitions and endpoint




FIGURE 8

Differential input waveform timing - $t_{\rm DS}$ and $t_{\rm DS}$




FIGURE 9

Differential input waveform timing - $t_{\rm IS}$ and $t_{\rm IH}$






TABLE 41

		Timing Par	rameter by Sp	eed Grade	e - DDR2-5
Parameter	Symbol	DDR2-533		Unit	
		Min.	Max.		1)2)3)4)5)6)
DQ output access time from CK / CK	t_{AC}	-500	+500	ps	
CAS A to CAS B command period	t_{CCD}	2	_	t_{CK}	
CK, CK high-level width	t_{CH}	0.45	0.55	t_{CK}	
CKE minimum high and low pulse width	t_{CKE}	3	_	t_{CK}	
CK, CK low-level width	$t_{\sf CL}$	0.45	0.55	t_{CK}	
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t_{RP}	_	t _{CK}	7)17)
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	$t_{\rm IS}$ + $t_{\rm CK}$ + $t_{\rm IH}$	_	ns	8)
DQ and DM input hold time (differential data strobe)	t _{DH} (base)	225	_	ps	9)
DQ and DM input hold time (single ended data strobe)	t _{DH1} (base)	-25	_	ps	10)
DQ and DM input pulse width (each input)	t_{DIPW}	0.35		t_{CK}	
DQS output access time from CK / CK	t_{DQSCK}	-450	+450	ps	
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	t_{CK}	
DQS-DQ skew (for DQS & associated DQ signals)	t_{DQSQ}	_	300	ps	10)
Write command to 1st DQS latching transition	t_{DQSS}	- 0.25	+ 0.25	t_{CK}	
DQ and DM input setup time (differential data strobe)	$t_{\rm DS}({\sf base})$	100	_	ps	10)
DQ and DM input setup time (single ended data strobe)	$t_{\rm DS1}({\rm base})$	-25	_	ps	10)
DQS falling edge hold time from CK (write cycle)	t_{DSH}	0.2	_	t_{CK}	
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	t_{CK}	
Four Activate Window period	$t_{\sf FAW}$	37.5	_	ns	
		50	_	ns	12)
Clock half period	t_{HP}	MIN. (t_{CL}, t_{CH})	•		11)
Data-out high-impedance time from CK / CK	t_{HZ}	<u> </u>	$t_{AC.MAX}$	ps	12)
Address and control input hold time	$t_{\rm IH}({\sf base})$	375	_	ps	10)
Address and control input pulse width (each input)	t_{IPW}	0.6	_	t_{CK}	
Address and control input setup time	t _{IS} (base)	250	_	ps	10)
DQ low-impedance time from CK / CK	$t_{LZ(DQ)}$	$2 \times t_{AC.MIN}$	t _{AC.MAX}	ps	13)
DQS low-impedance from CK / CK	$t_{\rm LZ(DQS)}$	t _{AC.MIN}	t _{AC.MAX}	ps	13)
Mode register set command cycle time	t_{MRD}	2		t_{CK}	
OCD drive mode output delay	t_{OIT}	0	12	ns	
Data output hold time from DQS	t_{QH}	$t_{HP} - t_{QHS}$	_		+



Parameter	Symbol	DDR2-533		Unit	Note
		Min.	Max.		1)2)3)4)5)6)
Data hold skew factor	t_{QHS}	_	400	ps	
Average periodic refresh Interval	t_{REFI}	_	7.8	μS	13)14)
		_	3.9	μS	15)17)
Auto-Refresh to Active/Auto-Refresh command period	t_{RFC}	127.5	_	ns	16)
Precharge-All (4 banks) command period	t_{RP}	t_{RP} + 1 t_{CK}	_	ns	
Precharge-All (8 banks) command period	t_{RP}	15 + 1t _{CK}	_	ns	
Read preamble	t_{RPRE}	0.9	1.1	t_{CK}	13)
Read postamble	t_{RPST}	0.40	0.60	t_{CK}	13)
Active bank A to Active bank B command	t_{RRD}	7.5	_	ns	13)17)
period		10	_	ns	15)19)
Internal Read to Precharge command delay	t_{RTP}	7.5		ns	
Write preamble	t_{WPRE}	0.25 x t _{CK}		t_{CK}	
Write postamble	t_{WPST}	0.40	0.60	t_{CK}	18)
Write recovery time for write without Auto- Precharge	t_{WR}	15	_	ns	
Write recovery time for write with Auto- Precharge	WR	$t_{\rm WR}/t_{\rm CK}$	_	t_{CK}	19)
Internal Write to Read command delay	t_{WTR}	7.5	_	ns	20)
Exit power down to any valid command (other than NOP or Deselect)	t _{XARD}	2	_	t_{CK}	21)
Exit active power-down mode to Read command (slow exit, lower power)	t_{XARDS}	6 – AL	_	t_{CK}	21)
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	_	t_{CK}	
Exit Self-Refresh to non-Read command	t _{XSNR}	t _{RFC} +10		ns	
Exit Self-Refresh to Read command	t_{XSRD}	200	_	t_{CK}	

- 1) $V_{\rm DDQ}$ = 1.8 V ± 0.1 V; $V_{\rm DD}$ = 1.8 V ±0.1 V. See notes ⁴⁾⁵⁾⁶⁾⁷⁾
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 4) The CK / $\overline{\text{CK}}$ input reference level (for timing reference to CK / $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross. The DQS / $\overline{\text{DQS}}$, RDQS/ $\overline{\text{RDQS}}$, input reference level is the crosspoint when in differential strobe mode.
- 5) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 6) The output timing reference voltage level is $V_{\rm TT}$.
- 7) For each of the terms, if not already an integer, round to the next highest integer. $t_{\rm CK}$ refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 8) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode.
- 9) For timing definition, refer to the Component data sheet.
- 10) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS / DQS and associated DQ in any given cycle.
- 11) MIN (t_{CL} , t_{CH}) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for t_{CH} and t_{CH}).



- 12) The $t_{\rm HZ}$, $t_{\rm RPST}$ and $t_{\rm LZ}$, $t_{\rm RPRE}$ parameters are referenced to a specific voltage level, which specify when the device output is no longer driving $(t_{\rm HZ}, t_{\rm RPST})$, or begins driving $(t_{\rm LZ}, t_{\rm RPRE})$. $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 13) The Auto-Refresh command interval has be reduced to 3.9 μs when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 14) 0 °C $\leq T_{\text{CASE}} \leq$ 85 °C
- 15) 85 °C $< T_{\text{CASE}} \le$ 95 °C
- 16) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
- 17) The t_{RRD} timing parameter depends on the page size of the DRAM organization. See Table 4 "Ordering Information for RoHS compliant products" on Page 5.
- 18) The maximum limit for the t_{WPST} parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 19) WR must be programmed to fulfill the minimum requirement for the t_{WR} timing parameter, where $WR_{MIN}[cycles] = t_{WR}(ns)/t_{CK}(ns)$ rounded up to the next integer value. $t_{DAL} = WR + (t_{RP}/t_{CK})$. For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MRS.
- 20) Minimum t_{WTR} is two clocks when operating the DDR2-SDRAM at frequencies ≤ 200 MHz.
- 21) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active power-down mode" (MR, A12 = "0") a fast power-down exit timing t_{XARD} can be used. In "low active power-down mode" (MR, A12 = "1") a slow power-down exit timing t_{XARDS} has to be satisfied.

TABLE 42

Timing Parameter by Speed Grade - DDR2-400

Parameter	Symbol	DDR2-400		Unit	Note 1)2)3)4)5)6)	
		Min.	Max.		1,2,0,4,0,0,	
DQ output access time from CK / CK	t_{AC}	-600	+600	ps		
CAS A to CAS B command period	t_{CCD}	2	_	t_{CK}		
CK, CK high-level width	t _{CH}	0.45	0.55	t_{CK}		
CKE minimum high and low pulse width	t_{CKE}	3	_	t_{CK}		
CK, CK low-level width	t_{CL}	0.45	0.55	t_{CK}		
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t_{RP}	_	t_{CK}	7)21)	
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	$t_{\rm IS}$ + $t_{\rm CK}$ + $t_{\rm IH}$	_	ns	8)	
DQ and DM input hold time (differential data strobe)	$t_{\rm DH}({\rm base})$	275	_	ps	9)	
DQ and DM input hold time (single ended data strobe)	t _{DH1} (base)	-25	_	ps	10)	
DQ and DM input pulse width (each input)	t_{DIPW}	0.35	_	t_{CK}		
DQS output access time from CK / CK	t_{DQSCK}	-500	+500	ps		
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	t_{CK}		
DQS-DQ skew (for DQS & associated DQ signals)	t_{DQSQ}	_	350	ps	10)	
Write command to 1st DQS latching transition	t_{DQSS}	- 0.25	+ 0.25	t_{CK}		
DQ and DM input setup time (differential data strobe)	$t_{\rm DS}({\sf base})$	150	_	ps	10)	
DQ and DM input setup time (single ended data strobe)	$t_{\rm DS1}({\rm base})$	-25	_	ps	10)	



Parameter	Symbol	DDR2-400	Unit	Note 1)2)3)4)5)6)	
		Min.	Max.	Max.	
DQS falling edge hold time from CK (write cycle)	t_{DSH}	0.2	_	t _{CK}	
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	t_{CK}	
Four Activate Window period	$t_{\sf FAW}$	37.5	_	ns	
		50	_	ns	12)
Clock half period	t_{HP}	MIN. (t_{CL}, t_{CH})			11)
Data-out high-impedance time from CK / CK	t_{HZ}	_	t _{AC.MAX}	ps	12)
Address and control input hold time	t _{IH} (base)	475	_	ps	10)
Address and control input pulse width (each input)	t_{IPW}	0.6	_	t_{CK}	
Address and control input setup time	$t_{\rm IS}({\sf base})$	350	_	ps	10)
DQ low-impedance time from CK / CK	$t_{LZ(DQ)}$	$2 \times t_{AC.MIN}$	t _{AC.MAX}	ps	13)
DQS low-impedance from CK / CK	$t_{\rm LZ(DQS)}$	t _{AC.MIN}	t _{AC.MAX}	ps	13)
Mode register set command cycle time	t_{MRD}	2	_	t _{CK}	
OCD drive mode output delay	t_{OIT}	0	12	ns	
Data output hold time from DQS	t_{QH}	t_{HP} $-t_{QHS}$	_	_	
Data hold skew factor	t_{QHS}	— Q110	450	ps	
Average periodic refresh Interval	t_{REFI}	_	7.8	μS	13)14)
		_	3.9	μS	15)17)
Auto-Refresh to Active/Auto-Refresh command period		127.5	_	ns	16)
Precharge-All (4 banks) command period	t_{RP}	$t_{\rm RP}$ + 1 $t_{\rm CK}$	_	ns	
Precharge-All (8 banks) command period	t_{RP}	15 + 1t _{CK}	_	ns	
Read preamble	t_{RPRE}	0.9	1.1	t_{CK}	13)
Read postamble	t_{RPST}	0.40	0.60	t _{CK}	13)
Active bank A to Active bank B command	t_{RRD}	7.5	_	ns	13)17)
period	Tare	10	_	ns	15)19)
Internal Read to Precharge command delay	t_{RTP}	7.5	_	ns	
Write preamble	t_{WPRE}	$0.25 \times t_{\mathrm{CK}}$	_	t_{CK}	
Write postamble	t_{WPST}	0.40	0.60	t _{CK}	18)
Write recovery time for write without Auto- Precharge	t_{WR}	15	_	ns	
Write recovery time for write with Auto- Precharge	WR	$t_{\rm WR}/t_{\rm CK}$	_	t _{CK}	19)
Internal Write to Read command delay	t_{WTR}	10	_	ns	20)
Exit power down to any valid command (other than NOP or Deselect)	t_{XARD}	2	_	t _{CK}	21)
Exit active power-down mode to Read command (slow exit, lower power)	t _{XARDS}	6 – AL	_	t _{CK}	21)
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	_	t _{CK}	



Parameter	Symbol	DDR2-400		Unit	Note 1)2)3)4)5)6)
		Min.	Max.		1,2,0,4,0,0,
Exit Self-Refresh to non-Read command	t_{XSNR}	t _{RFC} +10	_	ns	
Exit Self-Refresh to Read command	t_{XSRD}	200	_	t_{CK}	

- 1) $V_{\rm DDQ}$ = 1.8 V \pm 0.1 V; $V_{\rm DD}$ = 1.8 V \pm 0.1 V. See notes $^{4)5)6)7)}$
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 4) The CK / $\overline{\text{CK}}$ input reference level (for timing reference to CK / $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross. The DQS / $\overline{\text{DQS}}$, RDQS/ $\overline{\text{RDQS}}$, input reference level is the crosspoint when in differential strobe mode.
- 5) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 6) The output timing reference voltage level is $V_{\rm TT}$.
- 7) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 8) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode.
- 9) For timing definition, refer to the Component data sheet.
- 10) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS / DQS and associated DQ in any given cycle.
- 11) MIN (t_{CL} , t_{CH}) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for t_{CL} and t_{CH}).
- 12) The $t_{\rm HZ}$, $t_{\rm RPST}$ and $t_{\rm LZ}$, $t_{\rm RPRE}$ parameters are referenced to a specific voltage level, which specify when the device output is no longer driving $(t_{\rm HZ}, t_{\rm RPST})$, or begins driving $(t_{\rm LZ}, t_{\rm RPRE})$. $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 13) The Auto-Refresh command interval has be reduced to 3.9 μs when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 14) 0 °C $\leq T_{\text{CASE}} \leq$ 85 °C
- 15) 85 °C $< T_{CASE} \le$ 95 °C
- 16) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
- 17) The t_{RRD} timing parameter depends on the page size of the DRAM organization. See Table 4 "Ordering Information for RoHS compliant products" on Page 5.
- 18) The maximum limit for the t_{WPST} parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 19) WR must be programmed to fulfill the minimum requirement for the t_{WR} timing parameter, where $WR_{MIN}[cycles] = t_{WR}(ns)/t_{CK}(ns)$ rounded up to the next integer value. $t_{DAL} = WR + (t_{RP}/t_{CK})$. For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MRS.
- 20) Minimum t_{WTR} is two clocks when operating the DDR2-SDRAM at frequencies \leq 200 MHz.
- 21) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active power-down mode" (MR, A12 = "0") a fast power-down exit timing t_{XARD} can be used. In "low active power-down mode" (MR, A12 ="1") a slow power-down exit timing t_{XARDS} has to be satisfied.



7.3 ODT AC Electrical Characteristics

This chapter describes the ODT AC electrical characteristics.

	TABLE 43 ODT AC Characteristics and Operating Conditions for DDR2-667										
Symbol	Parameter / Condition	Values	o and o producting	Unit	Note						
		Min.	Max.								
t_{AOND}	ODT turn-on delay	2	2	t_{CK}							
t_{AON}	ODT turn-on	t _{AC.MIN}	$t_{AC.MAX}$ + 0.7 ns	ns	1)						
t_{AONPD}	ODT turn-on (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	2 t _{CK +} t _{AC.MAX} + 1 ns	ns							
t_{AOFD}	ODT turn-off delay	2.5	2.5	t_{CK}							
t_{AOF}	ODT turn-off	t _{AC.MIN}	$t_{AC.MAX}$ + 0.6 ns	ns	2)						
t_{AOFPD}	ODT turn-off (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	2.5 t _{CK +} t _{AC.MAX} + 1 ns	ns							
t_{ANPD}	ODT to Power Down Mode Entry Latency	3	_	t_{CK}							
t_{AXPD}	ODT Power Down Exit Latency	8	_	t_{CK}							

¹⁾ ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measure from t_{AOND} .

²⁾ ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} .

	TABLE 44 ODT AC Characteristics and Operating Conditions for DDR2-533/DDR2-400										
Symbol	Parameter / Condition	Values		Unit	Note						
		Min.	Max.								
t_{AOND}	ODT turn-on delay	2	2	t _{CK}							
t _{AON}	ODT turn-on	t _{AC.MIN}	$t_{AC.MAX}$ + 1 ns	ns	1)						
t_{AONPD}	ODT turn-on (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	$2 t_{CK} + t_{AC.MAX} + 1 ns$	ns							
t_{AOFD}	ODT turn-off delay	2.5	2.5	t_{CK}							
t_{AOF}	ODT turn-off	t _{AC.MIN}	$t_{\rm AC.MAX}$ + 0.6 ns	ns	2)						
t_{AOFPD}	ODT turn-off (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	$2.5 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns							
t_{ANPD}	ODT to Power Down Mode Entry Latency	3	_	t _{CK}							
t_{AXPD}	ODT Power Down Exit Latency	8	_	t_{CK}							

¹⁾ ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measure from t_{AOND} .

²⁾ ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} .



8 Package Dimensions

The 1-Gbit DDR2 SDRAM is sold in two different packages depending on the number of I/Os.







FIGURE 11 Package Pinout P-TFBGA-92 (top view)





9 Product Nomenclature

For reference the Qimonda SDRAM component nomenclature is enclosed in this chapter.

										TAB	LE 45
Nomenclature Fields and Examples											
Example for	Field Nu	eld Number									
	1	2	3	4	5	6	7	8	9	10	11
DDR2 DRAM	HYB	18	TC	1GC	16		0	Α	С	-3.7	

		TABLE 46
		DDR2 Memory Components
Description	Values	Coding
QIMONDA Component Prefix	НҮВ	Constant
Interface Voltage [V]	18	SSTL_18
DRAM Technology, consumer variant	TC	DDR2
Component Density [Mbit]	256	256 M
	512	512 M
	1G	1 Gb
Number of I/Os	40	x4
	80	x8
	16	x16
Product Variations	09	look up table
Die Revision	А	First
	В	Second
Package,	С	FBGA, lead-containing
Lead-Free Status	F	FBGA, lead-free
Speed Grade	-2.5	DDR2-800 6-6-6
	– 3	DDR2-667 4-4-4
	-3S	DDR2-667 5-5-5
	-3.7	DDR2-533 4-4-4
	– 5	DDR2-400 3-3-3
N/A for Components		
	QIMONDA Component Prefix Interface Voltage [V] DRAM Technology, consumer variant Component Density [Mbit] Number of I/Os Product Variations Die Revision Package, Lead-Free Status Speed Grade	QIMONDA Component Prefix HYB Interface Voltage [V] 18 DRAM Technology, consumer variant TC Component Density [Mbit] 256 512 1G Number of I/Os 40 80 16 Product Variations 0 9 Die Revision A B Package, Lead-Free Status C Speed Grade -2.5 -3 -3S -3.7 -5



List of Figures

Figure 1	Pin Configuration for ×8 components, P-TFBGA-68 (top view)	
Figure 2	Pin Configuration for ×16 components, P-TFBGA-92 (top view)	13
Figure 3	Single-ended AC Input Test Conditions Diagram	26
Figure 4	Differential DC and AC Input and Output Logic Levels Diagram	27
Figure 5	AC Overshoot / Undershoot Diagram for Address and Control Pins	29
Figure 6	AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins	30
Figure 7	Method for calculating transitions and endpoint	4
Figure 8	Differential input waveform timing - t_{DS} and t_{DS}	4
Figure 9	Differential input waveform timing - $t_{\rm IS}$ and $t_{\rm IH}$	4
Figure 10	Package Outline PG-TFBGA-68	48
Figure 11	Package Pinout P-TFBGA-92 (top view)	49



List of Tables

Table 1	Performance table for –3S	
Table 2	Performance table for –3.7	
Table 3	Performance table for –5	
Table 4	Ordering Information for RoHS compliant products	
Table 5	Pin Configuration of DDR2 SDRAM	6
Table 6	Abbreviations for Pin Type	8
Table 7	Abbreviations for Buffer Type	8
Table 8	Pin Configuration of DDR SDRAM	10
Table 9	Abbreviations for Pin Type	12
Table 10	Abbreviations for Buffer Type	12
Table 11	Mode Register Definition (BA[2:0] = 000B)	14
Table 12	Extended Mode Register Definition (BA[2:0] = 001B)	15
Table 13	EMRS(2) Programming Extended Mode register Definition (BA[2:0]=010 _B)	17
Table 14	EMR(3) Programming Extended Mode Register Definition (BA[2:0]=010 _B)	18
Table 15	ODT Truth Table	
Table 16	Burst Length and Sequence	
Table 17	Command Truth Table	21
Table 18	Clock Enable (CKE) Truth Table for Synchronous Transitions	22
Table 19	Data Mask (DM) Truth Table	
Table 20	Absolute Maximum Ratings	
Table 21	DRAM Component Operating Temperature Range	23
Table 22	Recommended DC Operating Conditions (SSTL_18)	
Table 23	ODT DC Electrical Characteristics	
Table 24	Input and Output Leakage Currents	24
Table 25	DC & AC Logic Input Levels	25
Table 26	Single-ended AC Input Test Conditions	25
Table 27	Differential DC and AC Input and Output Logic Levels	
Table 28	SSTL_18 Output DC Current Drive	
Table 29	SSTL_18 Output AC Test Conditions	
Table 30	OCD Default Characteristics	
Table 31	Input / Output Capacitance	28
Table 32	AC Overshoot / Undershoot Specification for Address and Control Pins	
Table 33	AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins	
Table 34	I _{DD} Measurement Conditions	
Table 35	Definition for I _{DD}	32
Table 36	I _{DD} Specification for HYB18TC1G[80/16]0AF	
Table 37	Speed Grade Definition Speed Bins for DDR2–667D	
Table 38	Speed Grade Definition Speed Bins for DDR2–533C	35
Table 39	Speed Grade Definition Speed Bins for DDR2–400B	
Table 40	Timing Parameter by Speed Grade - DDR2–667	37
Table 41	Timing Parameter by Speed Grade - DDR2–533	42
Table 42	Timing Parameter by Speed Grade - DDR2-400	
Table 43	ODT AC Characteristics and Operating Conditions for DDR2-667	
Table 44	ODT AC Characteristics and Operating Conditions for DDR2-533/DDR2-400	
Table 45	Nomenclature Fields and Examples	
Table 46	DDR2 Memory Components	



Table of Contents

1	Overview	3
1.1	Features	3
1.2	Description	5
2	Pin Configuration	6
2.1	Pin Configuration for TFBGA–68	
2.2	Pin Configuration for TFBGA-92	
3	Functional Description	14
4	Truth Tables	21
5	Operating Conditions	23
5.1	Absolute Maximum Ratings	
5.2	DC Characteristics	
5.3	DC & AC Characteristics	25
5.4	Output Buffer Characteristics	27
5.5	Input / Output Capacitance	
5.6	Overshoot and Undershoot Specification	29
6	Currents Specifications and Conditions	31
7	Timing Characteristics	34
7.1	Speed Grade Definitions	
7.2	AC Timing Parameters	37
7.3	ODT AC Electrical Characteristics	47
8	Package Dimensions	48
9	Product Nomenclature	50
	List of Figures	51
	List of Tables	52
	Table of Contents	53



Edition 2006-09 Published by Qimonda AG Gustav-Heinemann-Ring 212 D-81739 München, Germany © Qimonda AG 2006. All Rights Reserved.

Legal Disclaimer

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.