

SANYO Semiconductors DATA SHEET

LC87F1A32A — FROM 32K byte, RAM 2048K byte on-chip

CMOSIC

8-bit 1-chip Microcontroller with Full-Speed USB

Overview

The SANYO LC87F1A32A is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrates on a single chip a number of hardware features such as 32K-byte flash ROM (onboard programmable), 2048-byte RAM, an onchip debugger, sophisticated 16-bit timers/counters (may be divided into 8-bit timers), a 16-bit timer (may be divided into 8-bit timers or 8-bit PWMs), two 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, a high-speed clock counter, two channels of synchronous SIO interface (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO interface, a UART interface (full duplex), a full-speed USB interface (function), an 12-bit 12-channel AD converter (12- or 8-bit resolution selectable), two channels of 12-bit PWM, a system clock frequency divider, an infrared remote controller receiver circuit, and a 28source 10-vector interrupt feature.

Features

- ■Flash ROM
 - Capable of on-board-programming with wide range, 3.0 to 5.5V, of voltage source.
 - Block-erasable in 128 byte units
 - Writable in 2-byte units
 - 32768×8 bits

■RAM

- 2048×9 bits
- ■Minimum Bus Cycle
 - 83.3ns (CF=12MHz)

Note: The bus cycle time here refers to the ROM read speed.

- * This product is licensed from Silicon Storage Technology, Inc. (USA), and manufactured and sold by SANYO Semiconductor Co., Ltd.
- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

■Minimum Instruction Cycle Time

• 250ns (CF=12MHz)

■Ports

• I/O ports

Ports whose I/O direction can be designated in 1 bit units 28 (P10 to P17, P20 to P27, P30 to P34,

P70 to P73, PWM0, PWM1, XT2)

Ports whose I/O direction can be designated in 4 bit units 8 (P00 to P07)

• USB ports 2 (D+, D-)

Dedicated oscillator ports
 Input-only port (also used for oscillation)
 (XT1)

• Reset pins 1 (RES)

• Power pins 6 (VSS1 to 3, VDD1 to 3)

■Timers

• Timer 0: 16-bit timer/counter with a capture register.

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)

 \times 2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)

+ 8-bit counter (with an 8-bit capture register)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)

Mode 3: 16-bit counter (with a 16-bit capture register)

• Timer 1: 16-bit timer/counter that supports PWM/toggle outputs

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs)

+ 8-bit timer/counter with an 8-bit prescaler (with toggle outputs)

Mode 1: 8-bit PWM with an-8bit prescaler × 2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)

(toggle outputs also possible from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)

(The lower-order 8 bits can be used as PWM.)

- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Base timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts programmable in 5 different time schemes

■SIO

- SIO0: Synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Transfer clock cycle: 4/3 to 512/3 tCYC
 - 3) Automatic continuous data transmission (1 to 256 bits, specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface

Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)

Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)

Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)

Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

- SIO4: Synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Transfer clock cycle: 4/3 to 1020/3 tCYC
 - 3) Automatic continuous data transmission (1 to 2048 bytes, specifiable in 1 byte units, suspension and resumption of data transmission possible in 1 byte or 2 bytes units)
 - 4) Auto-start-on-falling-edge function
 - 5) Clock polarity selectable
 - 6) CRC16 calculator circuit built in

■Full Duplex UART

1) Data length: 7/8/9 bits selectable

2) Stop bits: 1 bit (2 bits in continuous transmission mode)

3) Baud rate: 16/3 to 8192/3 tCYC

■AD Converter: 12 bits × 12 channels

• 12-/8-bit resolution selectable AD converter

• Reference-voltage automatic generation control

■PWM: Multifrequency 12-bit PWM × 2 channels

■Infrared Remote Controller Receiver Circuit

- 1) Noise rejection function (noise filter time constant: Approx. 120µs when the 32.768kHz crystal oscillator is selected as the reference voltage source)
- 2) Supports data encoding systems such as PPM (Pulse Position Modulation) and Manchester encoding
- 3) X'tal HOLD mode release function

■USB Interface (function controller)

• Compliant with USB 2.0 Full-Speed

• Supports a maximum of 4 user-defined endpoints.

Endpoint		EP0	EP1	EP2	EP3	EP4
Transfer	Control	0	-	-	-	-
Туре	Bulk	-	0	0	0	0
	Interrupt	-	0	0	0	0
	Isochronous	-	0	0	0	0
Max. payload		64	64	64	64	64

■Watchdog Timer

- External RC watchdog timer
- Interrupt and reset signals selectable

■Clock Output Function

- 1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.
- 2) Able to output oscillation clock of sub clock.

■Interrupts

- 28 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INTO
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4/USB bus active/Remote control receive
4	0001BH	H or L	INT3/INT5/base timer
5	00023H	H or L	ТОН
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/USB bus reset/USB suspend/UART1 receive
8	0003BH	H or L	SIO1/USB endpoint/USB-SOF/SIO4/UART1 transmit
9	00043H	H or L	ADC/T6/T7
10	0004BH	H or L	Port 0/PWM0/PWM1

- Priority Level: X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.

■Subroutine Stack Levels: 1024 levels (the stack is allocated in RAM.)

■High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
24 bits ÷ 16 bits
16 tCYC execution time)
24 bits ÷ 16 bits
12 tCYC execution time)
12 tCYC execution time)

■Oscillation Circuits

RC oscillation circuit (internal): For system clock
CF oscillation circuit: For system clock

Crystal oscillation circuit: For system clock, time-of-day clock
 PLL circuit (internal): For USB interface (see Fig.5)

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not halted automatically.
- 2) Canceled by a system reset or occurrence of an interrupt.
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The PLL base clock generator, CF, RC and crystal oscillators automatically stop operation.
 - 2) There are four ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the lower level.
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0
 - (4) Having an bus active interrupt source established in the USB interface circuit
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except for reception of a remote control signal.
 - 1) The PLL base clock generator, CF and RC oscillator automatically stop operation.
 - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
 - 3) There are five ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0
 - (4) Having an interrupt source established in the base timer circuit
 - (5) Having an bus active interrupt source established in the USB interface circuit
 - (6) Having an interrupt source established in the infrared remote controller receiver circuit.

■Package Form

• SQFP48(7×7): "Lead-free type"

■Development Tools

• On-chip debugger: TCB87 type-B + LC87F1A32A

■Flash ROM Programming Boards


Package	Programming boards
SQFP48(7×7)	W87F55256SQ

■Recommended EPROM Programmer


Maker Model		Supported version	Device	
Flash Support Group, Inc. (Single) AF9708/AF9709/AF9709B (including product of Ando Electric Co.,Ltd)		After Rev02.73	LC87F1A32A	
SANYO	SKK (SANYO FWS)	Application Version: After 1.03 Chip Data Version: After 2.07	LC87F1A32	

Package Dimensions

unit : mm (typ) 3163B



Pin Assignment




SANYO: SQFP48(7×7) "Lead-free Type"

SQFP48	NAME
1	P73/INT3/T0IN/RMIN
2	RES
3	XT1/AN10
4	XT2/AN11
5	V _{SS} 1
6	CF1
7	CF2
8	V _{DD} 1
9	P10/SO0
10	P11/SI0/SB0
11	P12/SCK0
12	P13/SO1
13	P14/SI1/SB1
14	P15/SCK1
15	P16/T1PWML
16	P17/T1PWMH/BUZ
17	PWM1
18	PWM0
19	V _{DD} 2
20	V _{SS} 2
21	P00/AN0
22	P01/AN1
23	P02/AN2
24	P03/AN3

	1
SQFP48	NAME
25	P04/AN4
26	P05/AN5/CKO
27	P06/AN6/T6O
28	P07/AN7/T7O
29	P20/INT4/UTX1
30	P21/INT4/URX1
31	P22/INT4/SO4/RD
32	P23/INT4/SI4/WR
33	P24/INT5/SCK4
34	P25/INT5
35	P26/INT5
36	P27/INT5
37	D-
38	D+
39	V _{DD} 3
40	V _{SS} 3
41	P34/UFILT
42	P33
43	P32/DBGP2
44	P31/ DBGP1
45	P30/ DBGP0
46	P70/INT0/T0LCP/AN8/DPUP
47	P71/INT1/T0HCP/AN9
48	P72/INT2/T0IN

System Block Diagram



Pin Description

Pin Name	I/O	Description	Option
V _{SS} 1,	-	- power supply pin	No
V _{SS} 2,			
V _{SS} 3			
V _{DD} 1,	-	+ power supply pin	No
V _{DD} 2			
V _{DD} 3	-	USB reference voltage pin	Yes
Port 0	I/O	8-bit I/O port	Yes
P00 to P07		I/O specifiable in 4-bit units	
		Pull-up resistors can be turned on and off in 4-bit units.	
		HOLD reset input	
		Port 0 interrupt input	
		Pins functions	
		AD converter input port: AN0 to AN7 (P00 to P07)	
		P05: System Clock Output	
		P06: Timer 6 toggle outputs	
		P07: Timer 7 toggle outputs	
Port 1	I/O	8-bit I/O port	Yes
P10 to P17		I/O specifiable in 1-bit units	
		Pull-up resistors can be turned on and off in 1-bit units.	
		• Pin functions	
		P10: SIO0 data output	
		P11: SIO0 data input/bus I/O	
		P12: SIO0 clock I/O	
		P13: SIO1 data output	
		P14: SIO1 data input/bus I/O	
		P15: SIO1 clock I/O	
		P16: Timer 1 PWML output	
D- # 0	1/0	P17: Timer 1 PWMH output/beeper output	V
Port 2	I/O	8-bit I/O port I/O and a lifety in 4-bit spring.	Yes
P20 to P27		I/O specifiable in 1-bit units A Pull up registers can be turned an and off in 1 bit units.	
		Pull-up resistors can be turned on and off in 1-bit units. Pin functions	
		P20 to P23: INT4 input/HOLD reset input/timer 1 event input/timer 0L capture input/	
		timer 0H capture input	
		P24 to P27: INT5 input/HOLD reset input/timer 1 event input/timer 0L capture input/	
		timer 0H capture input	
		P20: UART1 transmit	
		P21: UART1 receive	
		P22: SIO4 date I/O/parallel interface RD output	
		P23: SIO4 date I/O/parallel interface WR output	
		P24: SIO4 clock I/O	
		Interrupt acknowledge type	
		Rising Falling Rising & H level L level	
		INT4 enable enable disable disable	
		INT5 enable enable disable disable	
		Silabio Silabio Giodolo Giodolo	
	L		

Continued on next page.

Continued from preceding page.

Pin Name	I/O		Description					Option	
Port 3	I/O	• 5-bit I/O por	t					Yes	
P30 to P34		I/O specifiable in 1-bit units							
		Pull-up resis	stors can be turr	ned on and off ir	n 1-bit units.				
		Pin function	S						
		P34: USB ir	nterface PLL filte	er pin (see Fig.5	5)				
		Onchip deb	chip debugger pin: DBGP0 to DBGP2 (P30 to P32)						
Port 7	I/O	• 4-bit I/O por	t					No	
P70 to P73		I/O specifial	ble in 1-bit units						
		-	stors can be turr	ned on and off ir	n 1-bit units.				
		Pin function							
			-	=	capture input/wa	atchdog timer ou	ıtput/		
			ikΩ pull-up resis	•					
			nput/HOLD rese	-					
			-	=	vent input/timer	OL capture inpu	ť		
		_	peed clock cour	-	0	/ 4: 01 14			
					ner 0 event input	timer un captu	ire input/		
			d remote contro						
			er input port: AN knowledge type		(1)				
		interrupt ac	knowledge type		Diging 9			1	
			Rising	Falling	Rising & Falling	H level	L level		
		INT0	enable	enable	disable	enable	enable		
		INT1	enable	enable	disable	enable	enable		
		INT2	enable	enable	enable	disable	disable		
		INT3	enable	enable	enable	disable	disable		
D14/440	1/0	Divisio I	5,4,4,4						
PWM0	I/O		PWM1 output p					No	
PWM1	1/0		rpose input port					N.	
D-	I/O	USB data I/ Canaral nu	•					No	
D.	1/0	1	rpose I/O port					NI-	
D+	I/O	USB data I/ Canaral nu	•					No	
RES	Input	Reset pin	rpose I/O port					No	
XT1	Input	· ·	crystal oscillator	input pin				No	
XII	Input		-	input pin				NO	
			Pin functions General-purpose input port						
			er input port: AN						
			nected to V _{DD} 1		4				
XT2	I/O		ystal oscillator o					No	
· · · · -	., 0	Pin function	•					110	
			rpose I/O port						
			er input port: AN	11					
			or oscillation an		ot to be used.				
	Innut			-1				No	
CF1	Input	Ceramic resc	resonator input pin						

Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.


Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07 1 bit 1 CMC		CMOS	Programmable (Note 1)	
		2	Nch-open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
P20 to P27 P30 to P34		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
PWM0, PWM1	-	No	CMOS	No
D+, D-	-	No	CMOS	No
XT1	-	No	Input only	No
XT2	-	No	32.768kHz crystal oscillator output (Nch-open drain when in general-purpose output mode)	No

Note 1: Programmable pull-up resistors for port 0 are controlled in 4 bit units (P00 to 03, P04 to 07).


Power Pin Treatment

Connect the IC as shown below to minimize the noise input to the V_{DD1} pin. Be sure to electrically short the $V_{SS1},\,V_{SS2}$, and V_{SS3} pins.

Example 1: When the microcontroller is in the backup state in the HOLD mode, the power to sustain the high level of output ports is supplied by their backup capacitors.



Example 2: The high level output at ports is not sustained and unstable in the HOLD backup mode.



USB Reference Power Option


When a voltage 4.5 to 5.5V is supplied to V_{DD1} and the internal USB reference voltage circuit is activated, the reference voltage for USB port output is generated. The active/inactive state of reference voltage circuit can be switched by the option select. The procedure for marking the option selection is described below.

		(1)	(2)	(3)	(4)
Option select	USB Regulator	USE	USE	USE	NONUSE
	USB Regulator at HOLD mode	USE	NONUSE	NONUSE	NONUSE
	USB Regulator at HALT mode	USE	NONUSE	USE	NONUSE
Reference voltage circuit	Normal state	active	active	active	inactive
state	HOLD mode	active	inactive	inactive	inactive
	HALT mode	active	inactive	active	inactive

- When the USB reference voltage circuit is made inactive, the level of the reference voltage for USB port output is equal to V_{DD}1.
- Selection (2) or (3) can be used to set the reference voltage circuit inactive in HOLD or HALT mode.
- When the reference voltage circuit is activated, the current drain increase by approximately 100µA compared with when the reference voltage circuit is inactive.


Example 1: V_{DD}1=V_{DD}2=3.3V

- Inactivating the reference voltage circuit (selection (4)).
- Connecting V_{DD}3 to V_{DD}1 and V_{DD}2.



Example 2: V_{DD}1=V_{DD}2=5.0V

- Activating the reference voltage circuit (selection (1)).
- Isolating Vpp3 from Vpp1 and Vpp2, and connecting capacitor between Vpp3 and Vss.



Absolute Maximum Ratings at $Ta=25^{\circ}C,\ V_{SS}1=V_{SS}2=V_{SS}3=0V$

			T	7 <u>88 88 </u>	55				
	Parameter	Symbol	Pin/Remarks	Conditions	V D/I			fication	!4
Ma	aximum supply	V _{DD} max	V _{DD} 1, V _{DD} 2, V _{DD} 3	V _{DD} 1=V _{DD} 2=V _{DD} 3	V _{DD} [V]	min -0.3	typ	max +6.5	unit
	tage								
-	out voltage	V _I (1)	XT1, CF1			-0.3		V _{DD} +0.3	V
Input/output voltage		V _{IO} (1)	Ports 0, 1, 2, 3, 7 PWM0, PWM1, XT2			-0.3		V _{DD} +0.3	
	Peak output	IOPH(1)	Ports 0, 1, 2	When CMOS output					
	current			type is selected		-10			
				Per 1 applicable pin					
		IOPH(2)	PWM0, PWM1	Per 1 applicable pin		-20			
		IOPH(3)	Ports 3 P71 to P73	When CMOS output type is selected.		_			
			F/1 to F/3	type is selected • Per 1 applicable pin		-5			
int	Average	IOMH(1)	Ports 0, 1, 2	When CMOS output					
rreni	output			type is selected		-7.5			
# CU	current			Per 1 applicable pin					
High level output current	(Note 1-1)	IOMH(2)	PWM0, PWM1	Per 1 applicable pin		-15			
velo		IOMH(3)	Ports 3	When CMOS output		_			
h e			P71 to P73	type is selected		-3			
Ę	Total output	ΣΙΟΑΗ(1)	Ports 0, 2	Per 1 applicable pin Total of all applicable pins		-25			
	current	ΣΙΟΑΗ(2)	Port 1	Total of all applicable pins		-25			
		2.07(2)	PWM0, PWM1	Total of all applicable pills		-25			
		ΣΙΟΑΗ(3)	Ports 0, 1, 2	Total of all applicable pins		-45			
			PWM0, PWM1			-45			
		ΣIOAH(4)	Ports 3	Total of all applicable pins		-10			mA
		ΣΙΟΑΗ(5)	P71 to P73 D+, D-	Total of all applicable pins		-25			
	Peak output	IOPL(1)	P02 to P07	Per 1 applicable pin		-25			
	current	101 2(1)	Ports 1, 2	Tor rapplicable pili				20	
			PWM0, PWM1						
		IOPL(2)	P00, P01	Per 1 applicable pin				30	
		IOPL(3)	Ports 3, 7, XT2	Per 1 applicable pin				10	
ow level output current	Average	IOML(1)	P02 to P07	Per 1 applicable pin					
curr	output		Ports 1, 2					15	
tput	current (Note 1-1)	IOML(2)	PWM0, PWM1 P00, P01	Per 1 applicable pin				20	
	(14010-1-1)	IOML(3)	Ports 3, 7, XT2	Per 1 applicable pin					
le Ve	Total output	ΣIOAL(1)	Ports 0, 2	Total of all applicable pins				7.5 45	
Low	current	ΣΙΟΑL(1)	Port 1	Total of all applicable pins				45	
		ZIOAL(Z)	PWM0, PWM1	Total of all applicable pills				45	
		ΣIOAL(3)	Ports 0, 1, 2	Total of all applicable pins				00	
			PWM0, PWM1					80	
		ΣIOAL(4)	Ports 3, 7, XT2	Total of all applicable pins				15	
		ΣIOAL(5)	D+, D-	Total of all applicable pins				25	
	owable power ssipation	Pd max	SQFP48(7×7)	Ta=-30to+70°C				190	mW
	perating ambient mperature	Topr				-30		+70	
Sto	orage ambient	Tstg				-55		+125	°C
ū	nporaturo	1	1	1	1				

Note 1-1: The mean output current is a mean value measured over 100ms.

Allowable Operating Conditions at Ta = -30 °C to +70 °C, $V_SS1 = V_SS2 = V_SS3 = 0V$

				- 7 1 10 10	טט	- טט-		
Dorometer	Cumbal	Pin/Remarks	Conditions			Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD} 1=V _{DD} 2=V _{DD} 3	0.245μs≤tCYC≤200μs		3.0		5.5	
supply voltage			0.490μs≤tCYC≤200μs Except					
(Note 2-1)			for onboard programming		2.7		5.5	
Memory	VHD	V _{DD} 1=V _{DD} 2=V _{DD} 3	RAM and register contents					
sustaining			sustained in HOLD mode.		2.0		5.5	
supply voltage								
High level	V _{IH} (1)	Ports 0, 1, 2, 3						
input voltage		P71 to P73			0.3V _{DD}		V_{DD}	
		P70 port input/		2.7 to 5.5	+0.7		الال	
		interrupt side			10.7			
		PWM0, PWM1						
	V _{IH} (2)	Port 70 watchdog		2.7 to 5.5	0.9V _{DD}		V_{DD}	V
		timer side						ľ
	V _{IH} (3)	XT1, XT2, CF1, RES		2.7 to 5.5	0.75V _{DD}		V_{DD}	
Low level	V _{IL} (1)	Ports 1, 2, 3		4.0 to 5.5	V _{SS}		0.1V _{DD}	
input voltage		P71 to P73			- 33		+0.4	
	V _{IL} (2)	P70 port input/		2.7 to 4.0	V _{SS}		0.2V _{DD}	
		interrupt side						
	V _{IL} (3)	Port 0		4.0 to 5.5	V _{SS}		0.15V _{DD}	
		PWM0, PWM1					+0.4	
	V _{IL} (4)			2.7 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (5)	Port 70 watchdog		2.7 to 5.5	V _{SS}		0.8V _{DD}	
		timer side					-1.0	
	V _{IL} (6)	XT1, XT2, CF1, RES		2.7 to 5.5	Vss		0.25V _{DD}	
Instruction	tCYC			3.0 to 5.5	0.245		200	
cycle time			Except for onboard	2.7 to 5.5	0.490		200	μs
(Note 2-2)			programming	2.7 10 0.0	0.100		200	
External	FEXCF(1)	CF1	CF2 pin open					
system clock			System clock frequency					
frequency			division ratio=1/1	3.0 to 5.5	0.1		12	
			External system clock duty					
			=50±5%					MHz
			CF2 pin open					
			System clock frequency division and a 4/4	0.74- 5.5	0.4		0	
			division ratio=1/1	2.7 to 5.5	0.1		6	
			• External system clock duty =50±5%					
Oscillation	FmCF(1)	CF1, CF2	12 MHz ceramic oscillation					
frequency	Tillor(1)	011,012	See Fig. 1.	3.0 to 5.5		12		
range	FmCF(2)	CF1, CF2	6 MHz ceramic oscillation					MHz
(Note 2-3)	1 11101 (2)	01 1, 01 2	See Fig. 1.	2.7 to 5.5		6		IVII IZ
(/	FmRC		Internal RC oscillation	2.7 to 5.5	0.3	1.0	2.0	
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation	2.7 10 0.0	0.5	1.0	2.0	
	i sa tai	Λ11, Λ12	See Fig. 2.	2.7 to 5.5		32.768		kHz
			000 i ig. 2.					

Note 2-1: V_{DD} must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Electrical Characteristics at $Ta = -30^{\circ}C$ to $+70^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

			7 00	55	55			
Darameter	Symbol	Din/Pomorks	Conditions			Specifica	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	Ports 0, 1, 2, 3 Port 7 RES PWM0, PWM1 D+, D-	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	2.7 to 5.5			1	
	I _{IH} (2)	XT1, XT2	For input port specification VIN=VDD	2.7 to 5.5			1	
	I _{IH} (3)	CF1	V _{IN} =V _{DD}	2.7 to 5.5			15	μА
Low level input current	IIL(1)	Ports 0, 1, 2, 3 Port 7 RES PWM0, PWM1 D+, D-	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	2.7 to 5.5	-1			μΑ
	I _{IL} (2)	XT1, XT2	For input port specification VIN=VSS	2.7 to 5.5	-1			
	I _{IL} (3)	CF1	V _{IN} =V _{SS}	2.7 to 5.5	-15			
High level output	V _{OH} (1)	Ports 0, 1, 2, 3	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1			
voltage	V _{OH} (2)	P71 to P73	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (3)		I _{OH} =-0.2mA	2.7 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	PWM0, PWM1	I _{OH} =-10mA	4.5 to 5.5	V _{DD} -1.5			
	V _{OH} (5)	P05 (CK0 when	I _{OH} =-1.6mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (6)	using system clock output function)	I _{OH} =-1mA	2.7 to 5.5	V _{DD} -0.4			
Low level output	V _{OL} (1)	P00, P01	I _{OL} =30mA	4.5 to 5.5			1.5	V
voltage	V _{OL} (2)		I _{OL} =5mA	3.0 to 5.5			0.4	-
	V _{OL} (3)		I _{OL} =2.5mA	2.7 to 5.5			0.4	
	V _{OL} (4)	Ports 0, 1, 2	I _{OL} =10mA	4.5 to 5.5			1.5	
	V _{OL} (5)	PWM0, PWM1	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (6)	XT2	I _{OL} =1mA	2.7 to 5.5			0.4	
	V _{OL} (7)	Ports 3, 7	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (8)		I _{OL} =1mA	2.7 to 5.5			0.4	
Pull-up resistance	Rpu(1)	Ports 0, 1, 2, 3	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80	kΩ
	Rpu(2)	Port 7		2.7 to 5.5	18	50	150	K22
Hysteresis voltage	VHYS	RES Ports 1, 2, 3, 7		2.7 to 5.5		0.1V _{DD}		٧
Pin capacitance	СР	All pins	For pins other than that under test: V _{IN} =V _{SS} f=1MHz Ta=25°C	2.7 to 5.5		10		pF

Serial I/O Characteristics at Ta = -30°C to +70°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	-	Parameter	Symbol	Pin/Remarks	Conditions			Speci	fication	
	Г	rarameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	See Fig.9.		2			
		Low level	tSCKL(1)				1			
		pulse width								
		High level pulse width	tSCKH(1)				1			
			tSCKHA(1a)		Continuous data transmission/ reception mode USB nor SIO4 are not in use simultaneous. See Fig.8.		4			
	lock				• (Note 4-1-2)					
	Input clock		tSCKHA(1b)		Continuous data transmission/reception mode USB is in use simultaneous. SIO4 is not in use simultaneous. See Fig.8.	2.7 to 5.5	7			tCYC
clock			tSCKHA(1c)		(Note 4-1-2) Continuous data transmission/ reception mode USB and SIO4 are in use simultaneous. See Fig.8. (Note 4-1-2)		9			
Serial clock		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected See Fig.8.		4/3			
		Low level pulse width	tSCKL(2)		Coo rigio.			1/2		
		High level pulse width	tSCKH(2)					1/2		tSCK
	ock	puise widiii	tSCKHA(2a)		Continuous data transmission/ reception mode USB nor SIO4 are not in use simultaneous. CMOS output selected See Fig.8.		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	
	Output clock		tSCKHA(2b)		Continuous data transmission/ reception mode USB is in use simultaneous. SIO4 is not in use simultaneous. CMOS output selected See Fig.8.	2.7 to 5.5	tSCKH(2) +2tCYC		tSCKH(2) +(19/3) tCYC	tCYC
			tSCKHA(2c)		Continuous data transmission/ reception mode USB and SIO4 are in use simultaneous. CMOS output selected See Fig.8.		tSCKH(2) +2tCYC		tSCKH(2) +(25/3) tCYC	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SI0RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Continued on next page.

Continued from preceding page.

			Cymphal	Pin/Remarks	Conditions			Spec	ification	
	r	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Serial input	Da	ta setup time	tsDI(1)	SB0(P11), SI0(P11)	Must be specified with respect to rising edge of SIOCLK. See Fig.8.	2.7 to 5.5	0.03			
Serial	Da	ta hold time	thDI(1)			2.7 to 5.5	0.03			
	clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)	2.7 to 5.5			(1/3)tCYC +0.05	μs
al output	Input clock		tdD0(2)		Synchronous 8-bit mode (Note 4-1-3)	2.7 to 5.5			1tCYC +0.05	
Serial	Output clock		tdD0(3)		(Note 4-1-3)	2.7 to 5.5			(1/3)tCYC +0.05	

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 8.

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

	-	Doromotor	Cumbal	Pin/Remarks	Conditions			Speci	fication	
	r	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	×	Frequency	tSCK(3)	SCK1(P15)	See Fig.8.		2			
	Input clock	Low level pulse width	tSCKL(3)			2.7 to 5.5	1			10)(0
clock	n	High level pulse width	tSCKH(3)				1			tCYC
Serial clock	Sk.	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected See Fig.8.		2			
	Output clock	Low level pulse width	tSCKL(4)			2.7 to 5.5		1/2		
		High level pulse width	tSCKH(4)	SB1/D14)				1/2		tSCK
input	Da	ta setup time	tsDI(2)	SB1(P14), SI1(P14)	Must be specified with respect to rising edge of SIOCLK.	2.7 to 5.5	0.03			
Serial input	Da	ta hold time	thDI(2)		• See Fig.8.	2.7 to 5.5	0.03			
Serial output	Ou	tput delay time	tdD0(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig.8.	2.7 to 5.5			(1/3)tCYC +0.05	μs

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

3. SIO4 Serial I/O Characteristics (Note 4-3-1)

	F	Parameter	Symbol	Pin/	Conditions			Spec	ification	T
-		arameter		Remarks		V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(5)	SCK4(P24)	See Fig.8.		2			
		Low level	tSCKL(5)				1			
		High level pulse width	tSCKH(5)				1			
	clock		tSCKHA(5a)		USB nor continuous data Transmission/reception mode Of SIO0 are not in use simultaneous. See Fig.8. (Note 4-3-2)		4			
	tSCKHA(5b)	USB is in use simultaneous. Do not use SIO0 continuous data transmission mode at the same time. See Fig.8. (Note 4-3-2)	2.7 to 5.5	7			tCYC			
clock			tSCKHA(5c)			10				
Serial clock	Serial	Frequency	tSCK(6)	SCK4(P24)	CMOS output selected See Fig.8		4/3			
		Low level pulse width	tSCKL(6)	tSCKL(6)				1/2		4CCK
		High level pulse width	tSCKH(6)					1/2		tSCK
	utput clock		tSCKHA(6a)		USB, AIF nor continuous data transmission/reception mode of SIO0 are not in use simultaneous. CMOS output selected See Fig.8.		tSCKH(6) +(5/3) tCYC		tSCKH(6) +(10/3) tCYC	
	Output		tSCKHA(6b)		USB is in use simultaneous. Do not use SIO0 continuous data transmission mode at the same time. CMOS output selected See Fig8.	2.7 to 5.5	tSCKH(6) +(5/3) tCYC		tSCKH(6) +(19/3) tCYC	tCYC
			tSCKHA(6c)		USB and continuous data transmission/reception mode of SIO0 are in use simultaneous. CMOS output selected See Fig.8.		tSCKH(6) +(5/3) tCYC		tSCKH(6) +(28/3) tCYC	
input	Da	ta setup time	tsDI(3)	SO4(P22), SI4(P23)	Must be specified with respect to rising edge of SIOCLK. See Fig.8.	2.7 to 5.5	0.03			
Serial input	Da	ta hold time	thDI(3)			2.7 to 5.5	0.03			μs

Note 4-3-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-3-2: To use serial-clock-input in continuous trans/rec mode, a time from SI4RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Continued on next page.

Continued from preceding page.

	Parameter	Symbol Pin/	Conditions			Spec	ification		
	Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Serial output		tdD0(5)	SO4(P22), SI4(P23)	Must be specified with respect to rising edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig.8.	2.7 to 5.5			(1/3)tCYC +0.05	μs

Pulse Input Conditions at $Ta = -30^{\circ}C$ to $+70^{\circ}C$, VSS1 = VSS2 = VSS3 = 0V

Daramatar	Cumbal	Pin/Remarks	Conditions			Specif	fication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level pulse width	tP1H(1) tP1L(1)	INT0(P70), INT1(P71), INT2(P72),	Interrupt source flag can be set. Event inputs for timer 0 or 1 are enabled.	2.7 to 5.5	1			
		INT4(P20 to P23), INT5(P24 to P27)						
	tPIH(2) tPIL(2)	INT3(P73) when noise filter time constant is 1/1	Interrupt source flag can be set. Event inputs for timer 0 are enabled.	2.7 to 5.5	2			tCYC
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	Interrupt source flag can be set. Event inputs for timer 0 are enabled.	2.7 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	Interrupt source flag can be set. Event inputs for timer 0 are enabled.	2.7 to 5.5	256			
	tPIL(5)	RMIN(P73)	Recognized by the infrared remote controller receiver circuit as a signal.	2.7 to 5.5	4			RMCK (Note 5-1)
	tPIL(6)	RES	Resetting is enabled.	2.7 to 5.5	200			μs

Note5-1: Represents the period of the reference clock (1 tCYC to 128 tCYC or the source frequency of the subclock) for the infrared remote controller receiver circuit.

AD Converter Characteristics at Ta= -30°C to +70°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

<12-bits AD Converter Mode>

Parameter	Symbol	Pin/Remarks	Conditions		Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Resolution	N	AN0(P00) to		3.0 to 5.5		12		bit	
Absolute accuracy	ET	AN7(P07)	(Note 6-1)	3.0 to 5.5			±16	LSB	
Conversion time	TCAD	AN8(P70)	See conversion time calculation	4.0 to 5.5	32		115		
	AN9(P71) AN10(XT1)	AN10(XT1)	formulas. (Note 6-2)	3.0 to 5.5	64		115	μs	
Analog input voltage range	VAIN	AN11(XT2)		3.0 to 5.5	V _{SS}		V _{DD}	٧	
Analog port input	IAINH		VAIN=V _{DD}	3.0 to 5.5			1	4	
current	IAINL		VAIN=V _{SS}	3.0 to 5.5	-1			μΑ	

<8-bits AD Converter Mode>

Darameter	Cumhal	Din/Domorto	Conditions			Specif	fication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P00) to		3.0 to 5.5		8		bit
Absolute accuracy	ET	AN7(P07)	(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	TCAD	AN8(P70) AN9(P71)	See conversion time calculation	4.5 to 5.5	20		90	
		AN10(XT1)	formulas. (Note 6-2)	3.0 to 5.5	40		90	μs
Analog input voltage range	VAIN	AN11(XT2)		3.0 to 5.5	V _{SS}		V _{DD}	V
Analog port input	IAINH		VAIN=V _{DD}	3.0 to 5.5			1	
current	IAINL		VAIN=V _{SS}	3.0 to 5.5	-1			μΑ

Conversion time calculation formulas:

12-bits AD Converter Mode: TCAD (Conversion time) = $((52/(AD \text{ division ratio}))+2) \times (1/3) \times \text{tCYC}$ 8-bits AD Converter Mode: TCAD (Conversion time) = $((32/(AD \text{ division ratio}))+2) \times (1/3) \times \text{tCYC}$

< Recommended Operating Conditions>

External	Supply Voltage System Clock Range Division		Cycle Time	AD Frequency	Conversion Tir	me (TCAD)[μs]
oscillator FmCF[MHz]	Range V _{DD} [V]	Division (SYSDIV)	tCYC [ns]	Division Ratio (ADDIV)	12-bit AD	8-bit AD
40	4.0 to 5.5	1/1	250	1/8	34.8	21.5
12	3.0 to 5.5	1/1	250	1/16	69.5	42.8

Note 6-1: The quantization error $(\pm 1/2LSB)$ must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.

Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process till the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is 2 times the normal-time conversion time when:

- The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.
- The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

Consumption Current Characteristics at $Ta = -30^{\circ}C$ to $+70^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Danamatan	Symbol	Pin/	Conditions	, . 55		Specific	cation	
Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	FmCF=12MHz ceramic oscillation mode FsX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side	4.5 to 5.5		9.8	24	
(Note 7-1)	IDDOP(2)		Internal PLL oscillation stopped Internal RC oscillation stopped USB circuit stopped 1/1 frequency division ration	3.0 to 3.6		5.6	14	
	IDDOP(3)		FmCF=12MHz ceramic oscillation mode FsX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side	4.5 to 5.5		14	34	
	IDDOP(4)		Internal PLL oscillation mode Internal RC oscillation stopped USB circuit operation mode 1/1 frequency division ration	3.0 to 3.6		7.7	19	mA
	IDDOP(5)		FmCF=12MHz ceramic oscillation mode FsX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		6.1	14	
	IDDOP(6)		System clock set to 6MHz side Internal RC oscillation stopped	3.0 to 3.6		3.7	8.5	
	IDDOP(7)		1/2 frequency division ration	2.7 to 3.0		3.0	6.7	
	IDDOP(8)		FmCF=0MHz (oscillation stopped) FsX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		0.63	3.0	
	IDDOP(9)		System clock set to internal RC oscillation	3.0 to 3.6		0.35	1.6	
IDDOP(10	IDDOP(10)		1/2 frequency division ration	2.7 to 3.0		0.30	1.3	
	IDDOP(11)		FmCF=0MHz (oscillation stopped) FsX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		39	150	
	IDDOP(12)		System clock set to 32.768kHz side	3.0 to 3.6		17	58	μΑ
	IDDOP(13)		Internal RC oscillation stopped 1/2 frequency division ration	2.7 to 3.0		14	43	
HALT mode consumption current (Note 7-1)	IDDHALT(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	HALT mode FmCF=12MHz ceramic oscillation mode FsX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side	4.5 to 5.5		4.9	12	
,	IDDHALT(2)		Internal PLL oscillation stopped Internal RC oscillation stopped USB circuit stopped 1/1 frequency division ration	3.0 to 3.6		2.6	6.3	
	IDDHALT(3)		HALT mode FmCF=12MHz ceramic oscillation mode FsX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side	4.5 to 5.5		8.9	23	mA
	IDDHALT(4)		Internal PLL oscillation mode Internal RC oscillation stopped USB circuit operation mode I/1 frequency division ration	3.0 to 3.6		4.6	12	
	IDDHALT(5)		HALT mode FmCF=12MHz ceramic oscillation mode	4.5 to 5.5		3.0	7.2	
	IDDHALT(6)	FmCF=12MHz ceramic oscillation mode FsX'tal=32.768kHz crystal oscillation mode System clock set to 6MHz side Internal RC oscillation stopped	3.0 to 3.6		1.6	3.8		
	IDDHALT(7)		Internal RC oscillation stopped			1.3	2.9	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Continued on next page.

Continued from preceding page.

Doromotor	Cumhal	Pin/	Conditions			Specific	cation	
Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
HALT mode	IDDHALT(8)	V _{DD} 1	HALT mode	4.5 to 5.5		0.37	1.8	
consumption	IDDHALT(9)	=V _{DD} 2 =V _{DD} 3	FmCF=0MHz (oscillation stopped) FsX'tal=32.768kHz crystal oscillation mode	3.0 to 3.6		0.18	0.83	mA
(Note 7-1)	IDDHALT(10)		System clock set to internal RC oscillation 1/2 frequency division ration	2.7 to 3.0		0.15	0.62	
	IDDHALT(11)		HALT mode FmCF=0MHz (oscillation stopped)	4.5 to 5.5		24	93	
	IDDHALT(12)		FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal RC oscillation stopped 1/2 frequency division ration	3.0 to 3.6		7.9	33	
	IDDHALT(13)			2.7 to 3.0		5.8	22	
HOLD mode	IDDHOLD(1)	V _{DD} 1	HOLD mode	4.5 to 5.5		0.98	24	μΑ
consumption	IDDHOLD(2)		CF1=V _{DD} or open (External clock mode)	3.0 to 3.6		0.03	11	
current	IDDHOLD(3)			2.7 to 3.0		0.02	9.6	
Timer HOLD	IDDHOLD(4)	V _{DD} 1	Timer HOLD mode	4.5 to 5.5		19	77	
mode	IDDHOLD(5)		CF1=V _{DD} or open (External clock mode)	3.0 to 3.6		5.1	23	
consumption IDDHOLD(6)			FsX'tal=32.768kHz crystal oscillation mode	2.7 to 3.0		3.3	14	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

USB Characteristics and Timing at Ta = 0°C to +70°C, $V_SS1 = V_SS2 = V_SS3 = 0V$

Description	Council of	O an alitican a	Specification			
Parameter	Symbol	Conditions	min	typ	max	unit
High level output	VOH(USB)	• 15kΩ±5% to GND	2.8		3.6	V
Low level output	V _{OL(USB)}	• 1.5kΩ±5% to 3.6 V	0.0		0.3	٧
Output signal crossover voltage	V _{CRS}		1.3		2.0	V
Differential input sensitivity	V _{DI}	• (D+)-(D-)	0.2			V
Differential input common mode range	V _{CM}		0.8		2.5	V
High level input	V _{IH(USB)}		2.0			V
Low level input	V _{IL(USB)}				0.8	V
USB data rise time	t _R	• R _S =27 to 33Ω,CL=50pF • V _{DD} 3=3.0 to 3.6V	4		20	ns
USB data fall time	t _F	• R _S =27 to 33Ω,CL=50pF • V _{DD} 3=3.0 to 3.6V	4		20	ns

F-ROM Programming Characteristics at $Ta = +10^{\circ}C$ to $+55^{\circ}C$, $V_SS1 = V_SS2 = V_SS3 = 0V$

Parameter	Cumbal	Pin	Conditions		Spe			ification		
Parameter	Symbol	Pin	Conditions	V _{DD} [V]	min	typ	max	unit		
Onboard programming current	IDDFW(1)	V _{DD} 1	Excluding power dissipation in the microcontroller block	3.0 to 5.5		5	10	mA		
Programming	tFW(1)		Erase operation	2.0 to F.F.		20	30	ms		
time	tFW(2)	Write operation		3.0 to 5.5		40	60	μs		

Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator at Ta = 0°C to +70°C

Nominal Vendor		Circuit Constant			Operating Voltage	Oscillation Stabilization Time		Damada		
Frequency	Frequency Name	Oscillator Name	C1	C2	Rd1	Range	typ	max	Remarks	
			[pF]	[pF]	[Ω]	[V]	[ms]	[ms]		
6MHz	MURATA	CSTCR6M00G15L**-R0	(39)	(39)	680	2.7 to 5.5	0.05	0.50		
8MHz	MURATA	CSTCE8M00G15L**-R0	(33)	(33)	220	3.0 to 5.5	0.05	0.50	Duilt in O4 O0	
10MHz	MURATA	CSTCE10M0G15L**-R0	(33)	(33)	220	3.0 to 5.5	0.05	0.50	Built-in C1, C2	
12MHz	MURATA	CSTCE12M0G15L**-R0	(33)	(33)	330	3.0 to 5.5	0.05	0.50		

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Figure 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a CF Oscillator

Nominal	Vendor	Ossillatas Nama	Circuit Constant				Operating Voltage	Oscillation Stabilization Time		D	
Frequency	Name	Oscillator Name	C3 [pF]	C4 [pF]	Rf [Ω]	Rd2 [Ω]	Range [V]	typ [s]	max [s]	Remarks	
	EPSON		[bi]	[bi]			[-1	[2]	[0]	Applicable	
32.768kHz	TOYOCOM	MC-306	18	18	OPEN	560k	2.7 to 5.5	1.1	3.0	CL value=12.5pF	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.





Figure 1 CF Oscillator Circuit


Figure 2 XT Oscillator Circuit



Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time




HOLD Reset Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Time



When using the internal PLL circuit to generate the 48 MHz clock for USB , it is necessary to connect a filter circuit such as that shown to the left to the P34/UFILT pin.

Figure 5 External Filter Circuit for the Internal USB-dedicated PLL Circuit



Note:

It's necessary to adjust the Circuit Constant of the USB Port Peripheral Circuit each mounting board. Make the D+ Pull-up resistors available to control on/off according to the Vbus.

Figure 6 USB Port Peripheral Circuit




Figure 7 Reset Circuit




Figure 8 Serial I/O Waveforms




Figure 9 Pulse Input Timing Signal Waveform




Figure 10 USB Data Signal Timing and Voltage Level

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of June, 2007. Specifications and information herein are subject to change without notice.