

DATA SHEET

mos integrated circuit μ PD7564A, 7564A(A)

4-BIT SINGLE-CHIP MICROCOMPUTER

DESCRIPTION

The μ PD7564A is a 4-bit single-chip microcomputer with a small number of ports in a small package, which is of low-order models, μ PD7554 and 7564 sub-series in the μ PD7500 series. With an on-chip serial interface, it performs efficient dispersion processing of a system as a sub-CPU for the 75X series or 78k series.

The µPD7564A has outputs to directly drive a triac and LEDs and allows selection among many types of input/ output circuits using their respective mask options, sharply reducing the number of external circuits required.

Details of functions are described in the User's Manual shown below. Be sure to read in design. μ PD7554, 7564 User's Manual: IEM-1111D

FEATURES


- 47 types of instructions (Subset of μPD7500H SET B)
- Instruction cycle Ceramic oscillation : 2.86 μs (in operation at 700 kHz, 5 V)
- Program memory (ROM) capacity: 1024 × 8 bits
- Data memory (RAM) capacity: 64×4 bits
- Test source: One external source and two internal sources
- 8-bit timer/event counter
- 15 I/O lines (Total output current of all pins: 100 mA)
 - Can directly drive a triac and a LED: P80 to P82
 - Can directly drive LEDs: P100 to P103 and P110 to P113
 - Mask option function provided for every port

APPLICATIONS

- μPD7564A : PPCs, printers, VCRs, audio equipments, etc.
- μ PD7564A(A) : Automotive and transportation equipments, etc.

- 8-bit serial interface
- Standby (STOP/HALT) function
- Low supply voltage data retaining function for data memory
- Built-in ceramic oscillator for system clock
- Low power dissipation
- Single power supply (2.7 to 6.0 V)

PIN CONFIGURATION (TOP VIEW)



*

The quality grade and absolute maximum ratings of the μ PD7564A and the μ PD7564A(A) differ. Except where specifically noted, explanations here concern the μ PD7564A as a representative product. If you are using the μ PD7564A(A), use the information presented here after the checking the functional differences.

The information in this document is subject to change without notice.

* *


ORDERING INFORMATION

Ordering Code	Package	Quality Grade	
μ PD7564ACS- \times \times	20-pin plastic shrink DIP (300 mil)	Standard	
μ PD7564AG- \times \times	20-pin plastic SOP (300 mil)	Standard	
μ PD7564ACS(A)- \times ×	20-pin plastic shrink DIP (300 mil)	Special	
μ PD7564AG(A)- \times \times	20-pin plastic SOP (300 mil)	Special	

Caution Be sure to specify a mask option when ordering this device.

Remarks "xxx" is a ROM code number.

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.



BLOCK DIAGRAM OF μ PD7564A

µPD7564A, 7564A(A)

CONTENTS

1.	PIN FUNCTIONS	6
	1.1 PORT FUNCTIONS	6
	1.2 OTHER THAN PORTS	6
	1.3 PIN MASK OPTION	7
	1.4 CAUTION ON USE OF P00/INT0 PIN AND RESET PIN	7
	1.5 PIN INPUT/OUTPUT CIRCUITS	8
	1.6 RECOMMENDED CONNECTION OF UNUSED μPD7564A PINS	11
	1.7 OPERATION OF INPUT/OUTPUT PORTS	11
2.	INTERNAL BLOCK FUNCTIONS	
	2.1 PROGRAM COUNTER (PC): 10 BITS	
	2.2 STACK POINTER (SP): 6 BITS	
	2.3 PROGRAM MEMORY (ROM): 1024 WORDS \times 8 BITS	
	2.4 GENERAL REGISTER	
	2.5 DATA MEMORY (RAM): 64 \times 4 BITS	16
	2.6 ACCUMULATOR (A): 4 BITS	17
	2.7 ARITHMETIC LOGIC UNIT (ALU): 4 BITS	17
	2.8 PROGRAM STATUS WORD (PSW): 4 BITS	17
	2.9 SYSTEM CLOCK GENERATOR	18
	2.10 CLOCK CONTROL CIRCUIT	
	2.11 TIMER/EVENT COUNTER	
	2.12 SERIAL INTERFACE	21
	2.13 TEST CONTROL CIRCUIT	23
2	STANDBY FUNCTIONS	25
э.		
	3.5 CANCELLING HALT MODE BY RESET INPUT	26
4.	RESET FUNCTIONS	27
	4.1 DETAILS OF INITIALIZATION	27
5.	μ PD7564A INSTRUCTION SET	. 28
•		~~~
6.	ELECTRICAL SPECIFICATIONS	. 33
7.	CHARACTERISTICS CURVES	40
8.	μPD7564A APPLIED CIRCUITS	. 43
9.	PACKAGE INFORMATION	45

10. RECOMMENDED PACKAGING PATTERN OF SOP (REFERENCE)	49	
11. RECOMMENDED SOLDERING CONDITIONS	50	
APPENDIX A. COMPARISON BETWEEN SUB-SERIES PRODUCT FUNCTIONS	51	
APPENDIX B. DEVELOPMENT TOOLS	52	
APPENDIX C. RELATED DOCUMENTS	.54	*

1. PIN FUNCTIONS

1.1 PORT FUNCTIONS

Pin Name	Input/Output	Dual-Function Pin	Function	After RESET	Input/Output Circuit
P00	Input	INT0			S
P01	P01 Input/output SC		4-bit input port (Port 0) P00 serves also as a count clock (event pulse)	Input	Х
P02	mput/output	SO	input.	mput	W
P03	Input	SI	F		S
P80 to P82	Output	_	3-bit output port (Port 8) High current (15 mA), middle-high voltage (9 V) output	High impedance	Ο
P100 to P103	Input/output		4-bit I/O port (Port 10) Middle-high current (10 mA), middle-high voltage (9 V) input/output	High impedance or	Р
P110 to P113	Input/output		4-bit I/O port (Port 11) Middle-high current (10 mA), middle-high voltage (9 V) input/output	high-level output	

1.2 OTHER THAN PORTS

Pin Name	Input/Output	Dual-Function Pin	Function	After RESET	Input/Output Circuit
INT0	Input	P00	Edge detection testable input pin (Rising edge)		S
SCK	Input/output	P01	Serial clock Input/output pin	Input	х
SO	Output	P02	Serial data output pin	Input	W
SI	Input	P03	Serial data input pin	Input	S
CL1			Connection pin for ceramic oscillation ceramic		
CL2			resonator		
RESET			System reset input pin (high-level active) A pull-down resistor can be incorporated using the mask option.		R
Vdd			Positive power supply pin		
Vss			GND potential pin		

 \star

1.3 PIN MASK OPTION

Each pin is provided with the following mask options which can be selected for each bit according to the purpose:

Pin Name	Mask Options
P00	① No internally provided resistor ② Pull-down resistor internally provided ③ Pull-up resistor internally provided
P01	① No internally provided resistor ② Pull-down resistor internally provided ③ Pull-up resistor internally provided
P02	① No internally provided resistor ② Pull-down resistor internally provided ③ Pull-up resistor internally provided
P03	① No internally provided resistor ② Pull-down resistor internally provided ③ Pull-up resistor internally provided
P80	① N-ch open-drain output ② CMOS (push-pull) output
P81	① N-ch open-drain output ② CMOS (push-pull) output
P82	① N-ch open-drain output ② CMOS (push-pull) output
P100	 ① N-ch open-drain input/output ② Push-pull input/output ③ N-ch open-drain + pull-up resistor built-in input/output
P101	 N-ch open-drain input/output Push-pull input/output N-ch open-drain + pull-up resistor built-in input/output
P102	 ① N-ch open-drain input/output ② Push-pull input/output ③ N-ch open-drain + pull-up resistor built-in input/output
P103	 ① N-ch open-drain input/output ② Push-pull input/output ③ N-ch open-drain + pull-up resistor built-in input/output
P110	 ① N-ch open-drain input/output ② Push-pull input/output ③ N-ch open-drain + pull-up resistor built-in input/output
P111	 ① N-ch open-drain input/output ② Push-pull input/output ③ N-ch open-drain + pull-up resistor built-in input/output
P112	 ① N-ch open-drain input/output ② Push-pull input/output ③ N-ch open-drain + pull-up resistor built-in input/output
P113	 ① N-ch open-drain input/output ② Push-pull input/output ③ N-ch open-drain + pull-up resistor built-in input/output
RESET	① Incorporating no pull-down resistor ② Incorporating a pull-down resistor

There is no mask option for PROM products. For more information, see the µPD75P64 Data Sheet (IC-2838).

1.4 CAUTION ON USE OF P00/INT0 PIN AND RESET PIN


In addition to the functions shown in 1.1, 1.2 and 1.3, the P00/INT0 pin and RESET pin have a function for setting the test mode in which the internal operation of the μ PD7564A is tested (IC test only).

When a potential greater than Vss is applied to either of these pins, the test mode is set. As a result, if noise exceeding Vss is applied during normal operation, the test mode will be entered and normal operation may be impeded.


If, for example, the routing of the wiring between the P00/INT0 pin and RESET pin is long, the above problem may occur as the result of inter-wiring noise between these pins.

Therefore, wiring should be carried out so as to suppress inter-wiring noise as far as possible. If it is not possible to suppress noise, anti-noise measures should be taken using external parts as shown in the figures below.

 Connection of diode with small VF between P00/ INT4/RESET pin and Vss




 Connection of capacitor between P00/INT0/ RESET pin and Vss



1.5 PIN INPUT/OUTPUT CIRCUITS


This section presents the input/output circuit for each pin of the μ PD7564A in a partly simplified format:

(1) Type A (for Type W)




Forming an input buffer conformable to the CMOS specification

(2) Type D (for Types W and X)




Forming a push-pull output which becomes high impedance (with both P-ch and N-ch off) in response to RESET input


(3) Type O




(4) Type P




(5) Type R




(6) Type S



(7) Type W



(8) Type X



1.6 RECOMMENDED CONNECTION OF UNUSED μ **PD7564A PINS**

Pin	Recommended Connection
P00/INT0	Connect to Vss.
P01 to P03	Connect to Vss or VDD.
P80 to P82	Leave open.
P100 to P103	Input state : Connect to Vss or VDD.
P110 to P113	Output state: Leave open.

1.7 OPERATION OF INPUT/OUTPUT PORTS

(1) P00 to P03 (Port 0)

The port 0 is a 4-bit input port consisting of 4-bit input pins P00 to P03. In addition to being used for port input, P00 serves as a count clock input or testable input (INT0), each of P01 to P03 serves as a serial interface input/output.

To use P00 as a count clock input, set bits 2 (CM2) and 1 (CM1) of the clock mode register to 01. (See 2.10 "CLOCK CONTROL CIRCUIT" for details.)

To use P00 as a INT0, set bit 3 (SM3) of the shift mode register to 1.

The serial interface function to use P01 to P03 as a serial interface I/O port is determined by bits 2 and 1 (SM2 and SM1) of the shift mode register. See **2.12 "SERIAL INTERFACE"** for details.

Even though this port operates using any function other than the port function, execution of the port input instruction (IPL) permits loading data on the P00 to P03 line to the accumulator (A0 to A3) at any time.

(2) P80 to P83 (Port 8)

The port 8 is a 4-bit output port with an output latch, which consists of 4-bit output pin.

The port output instruction (OPL) latches the content of the accumulator (A0 to A3) to the output latch and outputs it to pins P80 to P83.

The SPBL and RPBL instructions allow bit-by-bit setting and resetting of pins P80 to P82.

For these ports, mask options for the output format are available to select CMOS (push-pull) output or N-ch opendrain output.

The port specified as a N-ch open-drain output and provides an efficient interface to the circuit operating at a different supply voltage because the output buffer has a dielectric strength of 9 V.

(3) P100 to P103 (Port 10) and P110 to P113 (Port 11): Quasi-bidirectional input/output

P100 to P103 are 4-bit I/O pins which form the port 10 (4-bit I/O port with an output latch). P110 to P113 are 4-bit I/O pins which form the port 11 (4-bit I/O port with an output latch).

The port output instruction (OPL) latches the content of the accumulator to the output latch and outputs it to the 4-bit pins.

The data written once in the output latch and the output buffer state are retained until the output instruction to operate the port 10 or 11 is executed or the RESET signal is input. Even though an input instruction is executed for the port 10 or 11, the states of both the output latch and output buffer do not change.

The SPBL and RPBL instructions allow bit-by-bit setting and resetting of pins P100 to P103 and P110 to P113.

The input/output format of each of the ports 10 and 11 can be selected from among the N-ch open-drain input/ output, N-ch open-drain + pull-up resistor built-in input/output, and CMOS (push-pull) input/output by their respective mask options.

When the CMOS (push-pull) input/output is selected, the port cannot return to the input mode once the output instruction is executed. However, the states of the pins of the port can be checked by reading via the port input instruction (IPL).

When one of the other two formats is selected, the port can enter the input mode to load the data on the 4-bit line to the accumulator (as a quasi-bidirectional port) when the port receives high level output. Select each type of the input/output format to meet the use of the port:

① CMOS input/output

- i) Uses all 4 bits of the port as input ports.
- ii) Uses pins of the port as output pins not requiring middle withstand voltage output.

② N-ch open-drain input/output

- i) Uses pins of the port as I/O pins requiring a middle withstand voltage dielectric strength.
- ii) Uses input pins of the port which also has output pins.
- iii) Uses each pin of the port for both input and output by switching them over.

③ N-ch open-drain + pull-up resistor built-in input/output

- i) Uses input pins of the port which also has output pins, that require a pull-up resistor.
- ii) Uses each pin of the port for both input and output by switching them over. This requires a pull-up resistor.

Caution Before using input pins in the case of ⁽²⁾ or ⁽³⁾, write 1 in the output latch to turn the N-ch transistor off.

2. INTERNAL BLOCK FUNCTIONS

2.1 PROGRAM COUNTER (PC): 10 BITS

The program counter is a 10-bit binaryc ounter to retain program memory (ROM) address information.

Fig. 2-1 Program Counter Configuration

PC9 PC8 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 F											
PC9 PC8 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 F			_						_		
	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	PC
								. •=			

When one instruction is executed, usually the program counter is incremented by the number of bytes of the instruction.

When the call instruction is executed, the PC is loaded with a nkew call address after the stack memory saves the current contents (return address) of the PC. When the return instruction is executed, the content (return address) of the stack memory is loaded onto the PC. When the jump instruction is executed, the immediate data identifying the destination of the jump is loaded to all or some of bits of the PC.

When a skip occurs, the PC is incremented by 2 or 3 during the machine cycle depending on the number of bytes in the next instruction.

When the RESET signal is input, all the bits of the PC are cleared to zero.

2.2 STACK POINTER (SP): 6 BITS

The stack pointer is a 6-bit register which retains head address information of the stack memory (LIFO type) which is a part of the data memory.






The stack pointer is decremented when the call instruction is executed. It is incremented when the return instruction is executed.

To determine the stack area, initialize the SP using the TAMSP instruction. Note that bit SP0 is loaded with 0 unconditionally when the TAMSP instruction is executed. Set the SP to the value of "the highest address of the stack area + 1" because the stack operation starts with decrementation of the SP.

When the highest address of the stack area is 3FH which is the highest address of the data memory, the initial value of SP5-0 must be 00H. For emulation using the μ PD7500H (EVAKIT-7500B), set the data to be used for AM when executing the TAMSP instruction.





Note that the contents of the SP cannot be read.

Caution Be sure to set the SP at the initial stage of the program execution because the SP becomes undefined when the RESET signal is input.

Example	LHLI	00H	
	LAI	0	
	ST		
	LAI	4	
	TAMSP		;SP = 40H

2.3 PROGRAM MEMORY (ROM): 1024 WORDS \times 8 BITS

The program memory is a mask programmable ROM of 1024 word \times 8 bits configuration. It is addressed by the program counter.

The program memory stores programs.

Address 000H is the reset start address.


Fig. 2-4 Program Memory Map

(0) 000H	Reset Start
(1023) 3FFH	

2.4 GENERAL REGISTER

General registers H (with two bits) and L (with four bits) operate individually. They also form a pair register HL (H: high order and L: low order) to serve as a data pointer for addressing the data memory.

Fig. 2-5 General Register Configuration



The L register is also used to specify I/O ports and the mode register when an input/output instruction (IPL or OPL) is executed. It also used to specify the bits of a port when the SPBL or RPBL instruction is executed.

2.5 DATA MEMORY (RAM): 64×4 BITS

The data memory is a static RAM of 64 word × 4 bits configuration. It is used as the area to store or stack processed data. The data memory may be processed in 8-bit units when paired with the accumulator.





Fig. 2-6 Data Memory Map

The data memory is addressed in the following three ways:

- · Direct: Direct addressing based on immediate data of an instruction
- Register indirect: Indirect addressing according to the contents of the pair register HL (including automatic incrementation and decrementation)
- · Stack: Indirect addressing according to the contents of the stack pointer (SP)

An arbitrary space of the data memory is available as stack memory. The boundary of the stack area is specified when the TAMSP instruction initializes the SP. After that, the stack area is accessed automatically by the call or return instruction.

After the call instruction is executed, the content of the PC and PSW is stored in the order shown in the following diagram:




When the return instruction is executed, the content of the PSW is not restored while those of the PC are restored. Data in the data memory is retained at a low supply voltage in the STOP mode.

2.6 ACCUMULATOR (A): 4 BITS

The accumulator is a 4-bit register which plays a major role in many types of arithmetic operations. The accumulator may be processed in 8-bit units when paired with the data memory addressed by the pair register HL.

Fig. 2-7 Accumulator Configuration




2.7 ARITHMETIC LOGIC UNIT (ALU): 4 BITS

The arithmetic logic unit is a 4-bit arithmetic circuit to perform arithmetic and bit processing such as binary addition, logical operation, incrementation, decrementation, and comparison.

2.8 PROGRAM STATUS WORD (PSW): 4 BITS

The program status word consists of skip flags (SK1 and SK0) and a carry flag (C). Bit 1 of the PSW is fixed at 0.

Fig. 2-8 Program Status Word Configuration



(1) Skip flags (SK1 and SK0)

Skip flags store the following skip status:

- Stacking by the LAI instruction
- Stacking by the LHLI instruction
- · Skip condition establishment by any instruction other than stack instructions

The skip flags are set and reset automatically when respective instructions are executed.

(2) Carry flag (C)

The carry flag is set to 1 when a carry from bit 3 of the ALU occurs when the add instruction (ACSC) is executed. The flag is reset to 0 when the carry does not occur. The SC and RC instructions respectively set and reset the carry flag. The SKC instruction tests the contents of the flag.

The content of the PSW are automatically stored in the stack area when the call instruction is executed. It cannot be restored by the return inhstruction.

When the RESET signal is input, SK1 and SK0 are both cleared to zero and C becomes undefined.

2.9 SYSTEM CLOCK GENERATOR

The system clock generator contains an ceramic oscillator, 1/2 divider, and standby (STOP/HALT) mode control circuit.




Fig. 2-9 System Clock Generator

* Instruction execution

The ceramic oscillator oscillates with a ceramic resonator R connected to pins CL1 and CL2.

The ceramic oscillator outputs the system clock (CL) which is 1/2 divided to the CPU clock (ϕ).

The control circuit in the standby mode consists mainly of STOP F/F and HALT F/F.

The STOP F/F is set by the STOP instruction to stop ceramic oscillation, blocking every clock from being supplied (STOP mode). The STOP F/F is reset by the RESET input (high level) to restart ceramic oscillation. When the RESET input returns to the low level after that, the oscillator once more supplys each clock.

The HALT F/F is set by the HALT instruction to disable the input to the 1/2 divider which generates the CPU clock ϕ , stopping only the CPU clock ϕ (HALT mode).


The HALT F/F is reset at the fall of the HALT RELEASE signal (which goes active when even one test request flag is set) or the RESET input signal, causing the oscillator to start supplying the CPU clock ϕ .

The HALT F/F remains on for the same function of the HALT mode even while the RESET input is active (high). When a power-on reset occurs, ceramic oscillation starts at rise of the RESET input signal. However, it takes a certain time for the oscillation output level to be stabilized after the start of oscillation. To prevent the CPU from malfunctioning by unstable clock pulses, the standby mode control circuit sets the HALT F/F while the RESET input remains high to suppress the CPU clock ϕ . Thus the high-level duration of the RESET input must be set so that it exceeds the stabilizing time required for the ceramic resonator to be used.

2.10 CLOCK CONTROL CIRCUIT

The clock control circuit consists of 2-bit clock mode registers (CM2 and CM1), prescalers 1, 2 and 3, and a multiplexer. The circuit inputs the system clock generator output (CL) and the event pulse (P00). It also selects a clock source and a prescaler according to the specifications of clock mode register and supplies a count pulse (CP) to the timer/event counter.

Fig. 2-10 Clock Control Circuit



Use the OPL instruction to set codes in the clock mode registers.

Fig. 2-11 Clock Mode Register Format

CM2 CM1	Clock I	Mode	Register
	CM2	CM1	Count Pulse Frequency (CP)
	0	0	$CL \times \frac{1}{256}$
	0	1	P00
	1	0	$CL \times \frac{1}{32}$
	1	1	$CL \times \frac{1}{4}$

Caution When setting codes in the clock mode registers using the OPL instruction, be sure to set bit 0 of the accumulator to 0. (Bit 0 corresponds to CM0 of the μ PD7500 of EVAKIT-7500B in emulation.)

2.11 TIMER/EVENT COUNTER

The timer/event counter is based on an 8-bit count register as shown in Fig. 2-12.




Fig. 2-12 Timer/Event Counter

* Instruction execution

The 8-bit count register is a binary 8-bit up-counter which is incremented whenever a count pulse (CP) is input. The register is cleared to 00H when the TIMER instruction is executed, RESET signal is input, or an overflow occurs (FFH to 00H).

As the count pulse, the clock mode register can select one of the following four. See 2.10 "CLOCK CONTROL CIRCUIT".

$$CP: CL \times \frac{1}{4}, CL \times \frac{1}{32}, CL \times \frac{1}{256}, P00$$

The count register continues to be incremented as long as count pulses are input. The TIMER instruction clears the count register to 00H and triggers the timer operation.

The count register is incremented in synchronization with the CP (or the rise of the P00 input when an external clock is used). On the count reaches 256, the register returns the count value to 00H from FFH, generates the overflow signal INTT, and sets the INTT test flag INTT RQF.

In this way, the count register counts over from 00H.

To recognize the overflow, test the flag INTT RQF using the SKI instruction.

When the timer/event counter serves as a timer, the reference tiome is determined by the CP frequency. The precision is determined by the system clock oscillator frequency when the system clock system is selected and by the P00 input frequency when the P00 input is selected.


The content of the count register can be read at any time by the TCNTAM instruction. This function allows checking the current time of the timer and counting event pulses input to the P00 input. This enables the number of even pulses that have been generated so far (event counter function).

The count holding circuit ignores the change of the count pulse (CP) during execution of the TCNTAM instruction. This is to prevent reading undefined data in the count register using the TCNTAM instruction while the counter is being updated.

Since the timer/event counter operates the system clock system (CL) or the P00 input for count pulses, it is used to cancel the HALT mode which stops the CPU clock ϕ as well as the STOP mode which stops the system clock CL. (See **3. "STANDBY FUNCTIONS"**.)

2.12 SERIAL INTERFACE

The serial interface consists of an 8-bit shift register, 3-bit shift mode register, and 3-bit counter. It is used for input/output of serial data.






* Instruction execution


Remarks 1. ϕ indicates the internal clock signal (system clock).

2. SM3 and INT0 go to the test control circuit.

Input/output of serial data is controlled by the serial clock. The highest bit (bit 7) of the shift register is output from the SO line at rise of the serial clock (\overline{SCK} pin signal). At its fall, the contents of the shift register is shifted by one bit (bit n \rightarrow bit n+1) and data on the SI line is loaded to the lowest bit (bit 0) of the shift register.

The 3-bit counter (octal counter) counts serial clock pulses. Wthenever it counts eight clock pulses (on completion of 1-byte serial data transfer), the counter generates an internal test request signal INTS to set the test request flag (INT0/S RQF).





2. DO: Serial data output

The serial interface sets serial data for transmission in the shift register using the TAMSIO instruction and starts the transfer using the SIO instruction. To recognize the termination of one-byte transfer, check the test request flag INT0/S RQF using the corresponding instruction.

The serial interface starts serial data reception, using the SIO instruction, checks the termination of one-byte transfer using the instruction, and then receives data from the shift register by executing the TSIOAM instruction.

Two types of serial clock sources are available: one is the system clock ϕ and the other is the external clock (SCK input). They are selected respectively by bits 2 and 1 (SM2 and SM1) of the shift mode register.

When the system clock ϕ is selected and the SIO instruction is executed, the clock pulse is supplied to the serial interface as a serial clock to control serial data input/output and is output from the SCK pin.

When the system clock ϕ pulse is supplied eight times, the supply to the serial interface is automatically stopped and the SCK output remains high. Since serial data input/output stops automatically after transfer of one byte. The programmer does not need to control the serial clock. In this case, the transfer speed is determined by the system clock frequency.

In this mode, it is possible to read receive data (by the TSIOAM instruction) and write data (by the TAMSIO instruction) from and to the shift register only by waiting for 6 machine cycles after execution of the SIO instrucction on the program without waiting until the INTO/S RQF is set.





Fig. 2-15 TAMSIO/TSIOAM Instruction Execution Timing

When the external clock (SCK input) is selected, the interface inputs serial clock pulses from the SCK input. When an external serial clock pulse is input eight times, the INTO/S RQF is set and the termination of one-byte transfer can be recognized. However, the eight serial clocks to be input must be counted on the side of the external clock source because serial clock disable control is not performed internally. The transfer speed is determined by the external serial clock within the range from DC to the maximum value limited by the standard.

When the external clock is used, the SIO, TAMSIO, or TSIOAM instruction the execution must be executed while the serial clock pulse \overline{SCK} is high. If such an instruction is executed while the \overline{SCK} is rising or falling or is low, the function of the instruction is not guaranteed.

Fig. 2-16 Shift Mode Register Format



Caution When setting a code in the shift mode register using the OPL instruction, be sure to set bit 0 of the accumulator to 0 (Bit 0 corresponds to CM0 of the μ PD7500H of EVAKIT-7500B in emulation).

In the system which does not require serial interface, the 8-bit shift register can be used as a simple register and data can be read or writtene by the TSIOAM or TAMSIO instruction when serial operation is off.

2.13 TEST CONTROL CIRCUIT

1

INT0

The μ PD7564A is provided with the following three types of test sources (one external source and two internal sources):

Test Sources	Internal/External	Request Flag
INTT (Overflow from timer/event counter)	Internal	INTT RQF
INT0 (Test request signal from P00 pin)	External	INT 0/S RQF
INTS (Transfer end signal from serial interface)	Internal	INT 0/3 NOP

The test control circuit checks consist mainly of test request flags (INTT RQF and INT0/S RQF) which are set by three different test sources and the test request flag control circuit which checks the content of test request flags using the SKI instruction and controls resetting the checked flags.

The INT0 and INTS are common in the request flag. Which one is selected is determined by bit 3 (SM3) of the shift mode register.

SM3	Test Sources
0	INTS
1	INT0

The INTT RQF is set when a timer overflow occurs and is reset by the SKI or TIMER instruction. The INTO/S request flag functions in the following two ways according to the setting of the SM3:

(1) SM3 = 0

The INTS is validated. The request flag INT0/S RQF is set when the INTS signal to indicate the termination of 8bit serial data transfer is issued. The flag is reset when the SKI or SIO instruction is executed.

(2) SM3 = 1

The IN0 is validated. The request flag INT0/S RQF is set when the leading edge signal enters the INT0/P00 pin. The flag is reset when the SKI instruction is executed.

The OR output of each test request flag is used to cancel the HALT mode. If one or more request flags are set in the HALT mode, the standby mode is cancelled.

The RESET signal cancels every request flag and the SM3. In the reset initial status, the INTS is selected and the INT0 input is disabled.




Fig. 2-17 Test Control Circuit Block Diagram

* Instruction execution

Remarks SM3 is bit 3 of the shift mode register.

3. STANDBY FUNCTIONS

The μ PD7564A provides two types of standby modes (STOP and HALT modes) to save power while the program is on standby. The STOP and HALT modes are set by the STOP and HALT instructions, respectively. The STOP mode stops every clock and the HALT mode stops only the CPU clock ϕ . The HALT mode halts program execution, however, it holds the contents of all the internal registers and data memory that have been stored.

The serial interface and timer/event counter can operate even in the HALT mode.

The STOP mode is cancelled only by RESET input. The HALT mode is cancelled when the test request flag (INTT RQF or INT0/S RQF) is set or by RESET input. Note that if even one test request flag is set, the device cannot enter either the STOP or HALT mode even though the STOP or HALT instruction is executed. Before setting the STOP or HALT mode at a point where a test request flag may be set, execute the SKI instruction to reset the test request flag.

3.1 STOP MODE

When the STOP instruction is executed, the device can enter the STOP mode at any time unless any request flag is set.

In the STOP mode, the contents of the data memory are retained and the RESET input used to cancel the STOP mode is valid. In the STOP mode, however, any other functions are turned off to minimize power consumption.

Caution In the STOP mode, the CL1 input is internally connected to VDD (high level) to prevent a leak in the ceramic oscillator.

3.2 CANCELLING THE HALT MODE

The HALT mode stops only the 1/2 divider in the system clock generator (allowing operation of the system clock CL and stopping the CPU clock ϕ). Therefore, the operations of the CPU requiring the ϕ signal and the serial interface using ϕ as a serial clock are stopped in the HALT mode.

Since the HALT mode allows operation of the clock control circuit, the circuit inputs the CL signal from the clock generator and the event pulse from the (P00) pin to supply the count pulses (CP) for both subsystems selectively to the timer event counter. Thus, the timer event counter can operate depending on the both-system count pulses and continue counting time.

The serial interface operates in this mode when the external clock (SCK input) is selected as a serial clock.


3.3 CANCELLING STOP MODE BY RESET INPUT

When the RESET input goes high from low in the STOP mode, the standby mode returns to the HALT mode to start ceramic oscillation.

When the RESET input returns to low, the HALT mode is cancelled and the CPU starts the program from address 0 after normal reset operation. The STOP mode is cancelled in this way.

Note that the content of the data memory is retained even during the cancelling operation, however, the content of the other registers becomes undefined on cancellation.

Fig. 3-1 STOP Mode Cancel Timing



Caution The STOP mode does not result from setting the test request flag.

3.4 CANCELLING HALT MODE BY TEST REQUEST FLAG


When the test request flat (INTT RQF or INT0/S RQF) is set in the HALT mode, the mode is cancelled and the program stars executing the instruction that follows the HALT instruction.

Cancellation of the HALT mode does not affect the content of any register or the data memory, that is retained in the mode.

3.5 CANCELLING HALT MODE BY RESET INPUT

RESET input cancels the HALT mode unconditionally. Fig. 3-2 shows the HALT mode unconditionally.





The HALT mode is maintained while the RESET input is being active (high). When the RESET input goes low, the HALT mode is cancelled and the CPU starts to execute the program from address 0 after a normal reset operation. Note that RESET input does not affect the content of the data memory that is retained in the HALT mode, however, the contents of the other registers become undefined on cancellation of the mode.

4. RESET FUNCTIONS

The μ PD7564A is reset and initialized when the RESET pin inputs a high or active RESET signal as follows:

4.1 DETAILS OF INITIALIZATION

- (1) The program counter (PC9-PC0) is cleared to zero.
- (2) The skip flags (SK1 and SK0) in the program status word are reset to zero.
- (3) The count register in the timer-event counter is cleared to 00H.
- (4) The clock control circuit becomes as follows:
 - Clock mode registers (CM2 and CM1) = 0

$$\rightarrow$$
 CP = CL $\times \frac{1}{256}$

• Prescalers 1, 2, and 3 = 0

- (5) The shift mode register (SM3 to SM1) is cleared to zero.
 - \rightarrow Shifting of the serial interface is stopped.
 - \rightarrow The port 0 enters the input mode (high impedance).
 - \rightarrow INT0/S, INTS is selected.
- (6) The test request flag (INTT RQF or INTO/S RQF) is reset to zero.
- (7) The contents of the data memory and the following registers become undefined:

Stack pointer (SP) Accumulator (A) Carry flag (C) General registers (H and L) Output latch of each port

(8) The output buffer of every port goes off and has high impedance. The I/O port enters the input mode.

Caution When the STANDBY mode is cancelled by the RESET signal, the content of the data memory is retained without becoming undefined.

When the RESET input is cancelled, the program is executed starting with address 000H. The content of each register shall either be initialized in the process of the program or reinitialized depending on conditions.

5. μ PD7564A INSTRUCTION SET

(1) Operand representation and description

addr	10-bit immediate data or label
caddr	10-bit immediate data or label
caddr1	100H to 107H, 140H to 147H, 180H to 187H,
	IC0H to IC7H immediate data or label
mem	6-bit immediate data or label
n5	5-bit immediate data or label
n4	4-bit immediate data or label
n2	2-bit immediate data or label
bit	2-bit immediate data or label
pr	HL-, HL+, HL

(2) Mnemonics for operation descriptions

- A : Accumulator
- H : H register
- L : L register
- HL : Pair register HL
- pr : Pair register HL-, HL+, or HL
- SP : Stack pointer
- PC : Program counter
- C : Carry flag
- PSW : Program status word
- SIO : Shift register
- CT : Count register
- In : Immediate data to n5, n4 or n2
- Pn : Immediate data to addr, caddr, or caddr1
- Bn : Immediate data to bit
- Dn : Immediate data to mem
- Rn : Immediate data to pr
- (xx) : Content addressed by xx
- ×H : Hexadecimal data

(3) Port/mode register selection

IPL Instruction

L	Port
0	Port 0
АН	Port 10
BH	Port 11

OPL Instruction

L	Port/mode register
8	Port 8
AH	Port 10
вн	Port 11
СН	Clock mode register
FH	Shift mode register

RPBL/SPBL Instruction

L	FH	EH	DH	СН	BH	AH	9	8	2	1	0	
Bit	3	2	1	0	3	2	1	0	2	1	0	
Port		Por	t 11			Por	t 10		Port 8			

(4) Selection of pair register addressing

pr	R1	R₀
HL–	0	0
HL+	0	1
HL	1	0

Note	Mne-	Ope-							0	pera	atio	Cod	le								Operation	Skip
Note	monic	rands					В	1							B	2					C	ondition
	LAI	n4	(()	0	1	lз	1 2	l1	lo								A←n4		Loads n4 to the accumulator. St	tack LAI
	LHI	n2	(()	1	0	1	0	I1	lo								H←n2		Loads n2 to H register.	
suo	LAM	pr	(1	0	1	0	0	R₁	R₀								A←(pr) pr = l	HL –, HL +, HL		= FH(HL -) = 0 (HL +)
uctio	LHLI	n5			1	0	4	lз	12	I1	lo								H←0I₄, L←I₃–	-0	Loads n5 to the pair register HL. St	tack LHLI
Load/store instructions	ST		(1	0	1	0	1	1	1								(HL)←A		Stores the contents of the accumulator in the memory addressed by HL.	
ad/stor	STII	n4	(1	0	0	lз	I 2	I1	lo								(HL)←n4, L←	-L+1	Stores n4 in the memory addressed by HL and increments the L register.	
Γ	XAL		(1	1	1	1	0	1	1								A⇔L		Exchanges the contents of the accumu- lator and the L register.	
	XAM	pr	(1	0	1	0	1	R₁	R₀								A⇔(pr) pr =	HL – , HL + , HL		= FH(HL-) = 0 (HL+)
	AISC	n4	0	()	0	0	lз	1 2	l1	lo								A←A + n4		Adds the accumulator to n4.	arry
Ictions	ASC		(1	1	1	1	1	0	1								A←A + (HL)		Adds the contents of the accumulator and the memory addressed by HL.Ca	arry
Operation instructions	ACSC		(1	1	1	1	1	0	0								A, C←A + (H	L) + C	Adds the contents of the accumulator,the memory addressed by HL, and ofthe carry flag.	arry
Operat	EXL		(1	1	1	1	1	1	0								A←A ∀ (HL)		Calculate the exclusive OR of the contents of the accumulator and the memory addressed by HL.	
ъ с 8	CMA		(1	1	1	1	1	1	1								A←Ā		Complements the accumulator.	
nulato lag ulatio ctions	RC		(1	1	1	1	0	0	0								C←0		Resets the carry flag.	
Accumula tor carry flag manipulation instructions	SC		0		1	1	1	1	0	0	1								C←1		Sets the carry flag.	
	ILS		(1	0	1	1	0	0	1								L←L + 1		Increments the L register.	= 0
Increment/decre- ment instructions	IDRS	mem	(D	1	1	1	1	0	1	0	0	D₅	D4	D₃	D2	D1 D0	(mem)←(mei	m) + 1	Increments the contents of the memory addressed by mem.	nem) = 0
nen nstı	DLS		(1	0	1	1	0	0	0								L←L – 1		Decrements the L register.	= FH
Incren ment i	DDRS	mem	()	1	1	1	1	0	0	0	0	D₅	D4	Dз	D2	D1 D0	(mem)←(mei	m) – 1	Decrements the contents of the memory addressed by mem. (n	nem) = FH
Memory bit manipulation listructions	RMB	bit	(1	1	0	1	0	Bı	B₀								(HL) _{bit} ←0		Resets the bits specified by B ₁₋₀ , of the memory addressed by HL.	
Memo manip listruct	SMB	bit	(1	1	0	1	1	Bı	B₀								(HL) _{bit} ←1		Sets the bits specified by B ₁₋₀ , of the memory addressed by HL.	

ZEC

Nata	Mne-	Ope-						0	pera	tior	n Co	de									Operation	Skip
Note	monic	rands				E	31							B	2						Operation	Condition
c	JMP	addr	0	0	1	0	0	0	P۹	P8	P 7	P 6	P₅	P ₄	Р₃	P ₂	P	P	0	PC _{9−0} ←P _{9−0}	Jumps to the address specified by P_{9-0} .	
Jump instructions	JCP	addr	1	0	P₅	P4	Рз	P2	P1	P٥										PC ₅₋₀ ~ P ₅₋₀	Jumps to the address specified by replacing PC_{5-0} with P_{5-0} .	
	CALL	caddr	0	0	1	1	0	0	P۹	P۶	P7	P ₆	P₅	P4	P₃	P2	P	ı P	0	$(SP-1)(SP-2)(SP-4) \leftarrow PC_{9-0}$ $(SP-3) \leftarrow PSW, SP \leftarrow SP - 4$ $PC_{9-0} \leftarrow P_{9-0}$	Saves the contents of PC and PSW to the stacxk memory, decrements SP by 4, and calls the address specified by caddr.	
Subroutine/stack control instructions	CAL	caddr1	1	1	1	P4	P₃	P ₂	Pı	Po										(SP-1)(SP-2)(SP-4)←PC ₉₋₀ (SP-3)←PSW, SP←SP - 4 PC ₉₋₀ ←0 1 P4 P3 0 0 0 P2 P1 P0	Saves the contents of PC and PSW to the stacxk memory, decrements SP by 4, and calls the address specified by caddr1.	
(contro	RT		0	1	0	1	0	0	1	1										$PC_{9-0} \leftarrow (SP)(SP+2)(SP+3)$ $SP \leftarrow SP + 4$	Restores the contents of the stack memory to PC, and increments SP by 4.	
ltine/stack	RTS		0	1	0	1	1	0	1	1										$PC_{9-0} \leftarrow (SP)(SP+2)(SP+3)$ $SP \leftarrow SP + 4$ then skip unconditionally	Restores the contents of the stack memory to PC, increments SP by 4, and causes unconditional skipping.	Uncondition- ally
Subrou	TAMSP		0	0	1	1	1	1	1	1	0	0	1	1	0	0	0	1	1	PC₅-4←A1-0 SP3-1←(HL)3-1, SP0←0	Transfers the two low-order bits of the accumulator to SP_{5-4} and the three high-order bits of the memory addressed by HL to SP_{3-1} .	
	SKC		0	1	0	1	1	0	1	0										Skip if C = 1	Causes skipping if the carry flag is 1.	C = 1
	SKABT	bit	0	1	1	1	0	1	Bı	Bo										Skip if A _{bit} = 1	Causes skipping of the bit of the accumu- lator, which is specified by B ₁₋₀ is 1.	A _{bit} = 1
ions	SKMBT	bit	0	1	1	0	0	1	B₁	Bo										Skip if $(HL)_{bit} = 1$	Causes skipping of the bit of the memory addressed by HL, which is specified by B ₁₋₀ is 1.	$(HL)_{\rm bit} = 1$
Skip instructions	SKMBF	bit	0	1	1	0	0	0	B₁	B₀										Skip if (HL) _{bit} = 0	Causes skipping of the bit of the memory addressed by HL, which is specified by B_{1-0} is 0.	(HL) _{bit} = 0
Ski	SKAEM		0	1	0	1	1	1	1	1										Skip if A = (HL)	Causes skipping if the contents are the same between the accumulator and the memory addressed by HL.	A = (HL)
	SKAEI	n4	0	0	1	1	1	1	1	1	0	1	1	0	lз	12	I 1	I	0	Skip if A = n4	Skips if the accumulator is equal to n4.	A = n4
	SKI	n2	0	0	1	1	1	1	1	1	0	1	0	0	0	0	I1	I	0	Skip if INT RQF = 1 Then reset INT RQF	Skips if INT RQF is 1, and then sets INT RQF to 0.	INT RQF = 1

Note Instruction Group

	Mne-	Ope-						0	oera	tion	Co	de									Skip
Note	monic	rands				E	31	-1						B	2					Operation	Condition
tructions	TAMSIO		0	0	1	1	1	1	1	1	0	0	1	1	1	1	1	0	SIO ₇₋₄ ←A SIO ₃₋₀ ←(HL)	Transfers the contents of the accumulator to the four high-order bits of the shift register and the contents of the memory addressed by HL to the four low-order bits.	
SIO control instructions	TSIOAM		0	0	1	1	1	1	1	1	0	0	1	1	1	0	1	0	A←SIO ₇₋₄ (HL)←SIO ₃₋₀	Transfers the four high-order bits of the shift register to the accumulator and the four low-order bits to the memory addressed by HL.	
	SIO		0	0	1	1	1	1	1	1	0	0	1	1	0	0	1	1	Start SIO	Starts shifting.	
ol s	TIMER		0	0	1	1	1	1	1	1	0	0	1	1	0	0	1	0	Start Timer	Starts timer operation.	
Timer control instructions	TCNTAM		0	0	1	1	1	1	1	1	0	0	1	1	1	0	1	1	A←CT ₇₋₄ (HL)←CT ₃₋₀	Transfers the four high-order bits of the count register to the accumulator and the four low-order bits to the memory addressed by HL.	
tions	IPL		0	1	1	1	0	0	0	0									A←Port (L)	Loads the contents of the port specified by the L register to the accumulator.	
Input/output instructions	OPL		0	1	1	1	0	0	1	0									Port/Mode reg. (L)←A register or the mode register	Outputs the contents of the accumu- lator to the port specified by the L	
t/outp	RPBL*		0	1	0	1	1	1	0	0									Port bit (L)←0	Resets the bits of ports 8, 10, and 11, that are specified by the L register.	
Input	SPBL*		0	1	0	1	1	1	0	1									Port bit (L)←1	Sets the bits of ports 8, 10, and 11, that are specified by the L register.	
rol	HALT		0	0	1	1	1	1	1	1	0	0	1	1	0	1	1	0	Set Halt Mode	Sets the HALT mode.	
control uctions	STOP		0	0	1	1	1	1	1	1	0	0	1	1	0	1	1	1	Set Stop Mode	Sets the STOP mode.	
CPU control instructions	NOP		0	0	0	0	0	0	0	0									No operation	Performs no operation for one machine cycle.	

* SPBL and RPBL are bit-wise set/reset instructions. They perform output to each 4-bit port including the specified bits as well as set and reset operation (They output the contents of the output latch to bits other than the specified bits.). Before executing these instructions, intialize the contents of the output latch using the OPL instruction.

Note Instruction Group

32

µPD7564A, 7564A(A)

6. ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Test Condi	tions	Rating	Unit
Supply voltage	Vdd			-0.3 to +7.0	V
		Except ports 10 and	11	-0.3 to VDD + 0.3	V
Input voltage	Vi		*1	-0.3 to VDD + 0.3	V
		Ports 10 and 11	*2	-0.3 to +11	V
		Except ports 8, 10,	11	-0.3 to VDD + 0.3	V
Output voltage	Vo		*1	-0.3 to VDD + 0.3	V
		Ports 8, 10 and 11	*2	-0.3 to +11	V
0.1.1.1.1		1 pin		-5	mA
Output current high	Іон	All pins in total		-15	mA
			P01, P02	5	mA
Outrast summark laws		1 pin	Port 8	30	mA
Output current low	Iol		Others	15	mA
		All pins in total		100	mA
Operating temperature	Topt			-10 to +70	°C
Storage temperature	Tstg			-65 to +150	°C
	P	T- 70.00	Shrink DIP	480	
Power consumption	Pd	Ta = 70 °C	Mini flat	250	— mW

μ PD7564A: ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

- * 1. CMOS input/output or N-ch open-drain output + pull-up resistor built-in input/output
 2. N-ch open-drain input/output
- Caution Even if one of the parameters exceeds its absolute maximum rating even momentarily, the quality of the product may be degraded. The absolute maximum rating therefore specifies the upper or lower limit of the value at which the product can be used without physical damages. Be sure not to exceed or fall below this value when using the product.

***** μ PD7564A(A): ABSOLUTE MAXIMUM RATINGS (T_a = 25°C)

Parameter	Symbol	Test Condi	tions	Rating	Unit
Supply voltage	Vdd			-0.3 to +7.0	V
		Except ports 10 and	11	-0.3 to V _{DD} + 0.3	V
Input voltage	Vi		*1	-0.3 to VDD + 0.3	V
		Ports 10 and 11	*2	-0.3 to +11	V
		Except ports 8, 10,	11	-0.3 to VDD + 0.3	V
Output voltage	Vo	Dente O. 10 and 11	*1	-0.3 to VDD + 0.3	V
		Ports 8, 10 and 11	*2	-0.3 to +11	V
Output ourroat high	1	1 pin		-5	mA
Output current high	Іон	All pins in total		–15	mA
			P01, P02	5	mA
Outrast summark laws		1 pin	Port 8	30	mA
Output current low	Iol	-	Others	15	mA
		All pins in total		100	mA
Operating temperature	Topt			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C
	P	тогос	Shrink DIP	350	
Power consumption	Pd	$T_a = 85^{\circ}C$	Mini flat	195	— mW

- * 1. CMOS input/output or N-ch open-drain output + pull-up resistor built-in input/output
 2. N-ch open-drain input/output
- Caution Even if one of the parameters exceeds its absolute maximum rating even momentarily, the quality of the product may be degraded. The absolute maximum rating therefore specifies the upper or lower limit of the value at which the product can be used without physical damages. Be sure not to exceed or fall below this value when using the product.

CAPACITY (T_a = 25 $^{\circ}$ C, V_{DD} = 0 V)

Parameter	Symbol	Test Cor	nditions	MN.	TYP.	MAX.	Unit
Input capacity	CIN		P00, P03			15	pF
Output capacity	Соит	f = 1 MHz Unmeasured pins	Port 8			35	pF
I/O capacity	Cio	returned to 0 V.	P01, P02			15	pF
			Ports 10 and 11			35	pF

RESONATOR CHARACTERISTICS $(\mu PD7564A : T_a = -10 \text{ to } +70^{\circ}\text{C}, V_{DD} = 2.7 \text{ to } 6.0 \text{ V} \\ \mu PD7564A(A) : T_a = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = 2.7 \text{ to } 6.0 \text{ V} \end{pmatrix}$

Resonator	External Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator *	CL1 CL2 R2 C1 C2 7777	Oscillator frequency (fcc)	VDD = 4.5 to 6.0 V	290	700	710	kHz
			V _{DD} = 4.0 to 6.0 V	290	500	510	kHz
			VDD = 3.5 to 6.0 V	290	400	410	kHz
			VDD = 2.7 to 6.0 V	290	300	310	kHz
		Oscillation stabilization time (tos)	After reaching MIN. of operating voltage range	20			ms

* The following ceramic resonators are recommended.

Manufacturer	Product Name	Recommended Constant			Operating Voltage Range [V]		
		C1 [pF]	C2 [pF]	R2 [kΩ]	MIN.	MAX.	
	CSB300D	330	330	6.8	2.7	6.0	
No	CSB400P	220	220	6.8	3.5	6.0	
Murata Mfg.	CSB500E	100	100	6.8	4.0	6.0	
	CSB700A	100	100	6.8	4.5	6.0	
	KBR-300B	470	470	0	2.7	6.0	
K	KBR-400B	330	330	0	3.5	6.0	
Kyocera	KBR-500B	220	220	0	4.0	6.0	
	KBR-680B	220	220	0	4.5	6.0	
	CRK-400	120	120	12	3.5	6.0	
Toko	CRK-500	100	100	12	4.0	6.0	
	CRK-680	82	82	12	4.5	6.0	

Caution 1. Install the oscillation circuit as close to CL1 and CL2 pins as possible.

2. Do not allow other signal lines to pass through the area enclosed by dotted lines.

DC CHARACTERISTICS	(μ ΡD7564A	: T _a = -10 to +70°C, V _{DD} = 2.7 to 6.0 V				
	μ PD7564A(A)	: T _a = -40 to +85°C, V _{DD} = 2.7 to 6.0 V f				

Parameter	Symbol	Test	MIN.	TYP.	MAX.	Unit	
la sud us la sus la inda	VIH1	Except ports 10 and 11		0.7Vdd		Vdd	V
Input voltage high	VIH2	Ports 10 and 11 *1		0.7Vdd		9	V
Input voltage low	VIL		0		0.3VDD	V	
Output voltage high	Vон	V _{DD} = 4.5 to 6.0 V Іон = -1 mA		V _{DD} - 2.0			V
		Іон = -100 <i>µ</i> А		Vdd - 1.0			V
	Vol	P01, P02	V _{DD} = 4.5 to 6.0 V lo _L = 1.6 mA			0.4	V
			Ιοι = 400 μΑ			0.5	V
Output voltage low		Ports 10 and 11	V _{DD} = 4.5 to 6.0 V lo _L = 1.6 mA			0.4	V
			V _{DD} = 4.5 to 6.0 V I _{OL} = 10 mA			2.0	V
			Ιοι = 400 μΑ			0.5	V
		Port 8	V _{DD} = 4.5 to 6.0 V I _{OL} = 15 mA			2.0	V
			Ιοι = 600 μΑ			0.5	V
	Ілні	VIN = VDD				3	μA
Input leak current high	ILIH2	V _{IN} = 9 V, ports 10 and 11 *1				10	μA
Input leak current low	Ilil	VIN = 0 V			-3	μA	
	ILOH1	Vout = Vdd				3	μA
Output leak current high	ILOH2	Vout = 9 V, ports 8, 10, and 11 *1				10	μA
Output leak current low ILOL		Vout = 0 V				-3	μA
Input pin built-in resistor (pull-up/down resistor)		Port 0, RESET		23.5	47	70.5	KΩ
Output pin built-in resistor (pull-up resistor)		Ports 10 and 11		7.5	15	22.5	KΩ
	Idd1	Operating mode	V _{DD} = 5 V ± 10 % fcc = 700 kHz		650	2200	μΑ
Supply current *2			V _{DD} = 3 V ± 10 % fcc = 300 kHz		120	360	μΑ
	Idd2	HALT mode	V _{DD} = 5 V ± 10 % fcc = 700 kHz		450	1500	μΑ
			V _{DD} = 3 V ± 10 % fcc = 300 kHz		65	200	μΑ
	Іддз		$V_{\text{DD}} = 5 \text{ V} \pm 10 \text{ \%}$		0.1	10	μA
		STOP mode	$V_{DD} = 3 V \pm 10 \%$		0.1	5	μA

* 1. For N-ch open-drain input/output selection


2. The current flowing in built-in pull-up and pull-down resistors is excluded.

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Internal clack quals time	tcy *	VDD = 4.5 to 6	.0 V	2.8		6.9	μs
Internal clock cycle time	LCY "			6.4		6.9	μs
			V _{DD} = 4.5 to 6.0 V	0		710	kHz
P00 event input frequency	fро	Duty = 50%		0		350	kHz
P00 input rise/fall time	tpor, tpof		1			0.2	μs
P00 input high/low level		VDD = 4.5 to 6	.0 V	0.7			μs
width	tрон, tpol			1.45			μs
		Input		2.0			μs
<u>CCK</u> avala time	4	Output	V _{DD} = 4.5 to 6.0 V	2.5			μs
SCK cycle time	tĸcy	Input		5.0			μs
		Output		5.7			μs
		Input		1.0			μs
CCK high / over loved width	.	Output	V _{DD} = 4.5 to 6.0 V	1.25			μs
SCK high/low level width	tĸн, tĸ∟	Input		2.5			μs
		Output		2.85			μs
SI setup time (to $\overline{\text{SCK}}$)	tsıк			100			ns
SI hold time (from \overline{SCK})	tksi			100			ns
		V _{DD} = 4.5 to 6.0	D V			850	ns
$\overline{SCK} \downarrow \rightarrow SO$ output delay time tkso						1200	ns
INT0 high/low level width	tioн, tiol			10			μs
RESET high/low level width	trsн, trsl			10			μs

AC CHARACTERISTICS $(\mu PD7564A : T_a = -10 \text{ to } +70^{\circ}C, V_{DD} = 2.7 \text{ to } 6.0 \text{ V})$ $\mu PD7564A(A) : T_a = -40 \text{ to } +85^{\circ}C, V_{DD} = 2.7 \text{ to } 6.0 \text{ V})$

* tcy = 2/fcc (See the characteristics curves for the power supply conditions specified above.)

AC Timing Test Point (Except CL1 Input)




CHARACTERISTICS OF DATA MEMORY DATA RETENTION AT LOW SUPPLY VOLTAGE IN STOP MODE


$\begin{pmatrix} \mu PD7564A & : T_a = -10 \text{ to } +70^{\circ}C \\ \mu PD7564A(A) & : T_a = -40 \text{ to } +85^{\circ}C \end{pmatrix}$

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		2.0		6.0	V
Data retention supply current	Idddr	VDDDR = 2.0 V		0.1	5	μA
RESET setup time	tsrs		0			μs
Oscillation stabilization time	tos	After VDD reaches 4.5 V	20			ms


Data Retention Timing




P00 Input Timing




Serial Transfer Timing




Test Input Timing




RESET Input Timing





7. CHARACTERISTIC CURVES





Caution The absolute maximum rating is 30 mA per pin.







Caution	The absolute maximum rating is -5 mA
	per pin.

8. *µ*PD7564A APPLIED CIRCUITS

(1) Remote control reception + key entry + LED display




(2) Remote control transmission





9. PACKAGE INFORMATION

DRAWINGS OF MASS-PRODUCTION PRODUCT PACKAGES

20PIN PLASTIC SHRINK DIP (300 mil)







P20C-70-300B

NOTES


- Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
Α	19.57 MAX.	0.771 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50 ^{±0.10}	0.020 -0.004
F	0.85 MIN.	0.033 MIN.
G	3.2 ^{±0.3}	0.126 ^{±0.012}
н	0.51 MIN.	0.020 MIN.
1	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
к	7.62 (T.P.)	0.300 (T.P.)
L	6.5	0.256
м	0.25 ^{+0.10}	0.010+0.004
N	0.17	0.007


Caution Dimensions of ES products are different from those of mass-production products. Refer to DRAWINGS ***** OF ES PRODUCT PACKAGES (1/2).


DRAWINGS OF MASS-PRODUCTION PRODUCT PACKAGES (2/2)

20 PIN PLASTIC SOP (300 mil)









NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	13.00 MAX.	0.512 MAX.
В	0.78 MAX.	0.031 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	$0.40^{+0.10}_{-0.05}$	$0.016^{+0.004}_{-0.003}$
E	0.1±0.1	0.004±0.004
F	1.8 MAX.	0.071 MAX.
G	1.55	0.061
Н	7.7±0.3	0.303±0.012
<u> </u>	5.6	0.220
J	1.1	0.043
К	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$
L	0.6±0.2	$0.024^{+0.008}_{-0.009}$
М	0.12	0.005
Ν	0.10	0.004
Р	3°+7° -3°	3°+7° -3°

P20GM-50-300B, C-4

★ Caution Dimensions of ES products are different from those of mass-production products. Refer to DRAWINGS OF ES PRODUCT PACKAGES (2/2).


4.32

1.27

0.46


DRAWINGS OF ES PRODUCT PACKAGES (1/2)

20-Pin Shrink DIP for ES (Reference) (Unit: mm)




0.89


1.778




DRAWINGS OF ES PRODUCT PACKAGES (2/2)

20-Pin Ceramic SOP for ES (Reference) (Unit: mm)








20B-50B

10. RECOMMENDED PACKAGING PATTERN OF SOP (REFERENCE) (UNIT: mm)



- This recommended pattern conforms to the General Rules for Integrated Citrcuit Outer Shape (IC-74-2) specified by the Electronic Industries Association of Japan (EIAJ).
- The above pattern dimensions are applicable to all the products designated as EIAJ flat DIP (mini flat) of "Form A 300 mil type".
- If there is any possibility of causing a solder bridge, adjust the width (0.76) of each pad while maintaining the same length (1.27).

★ 11. RECOMMENDED SOLDERING CONDITIONS

Solder μ PD7564A on the following recommended conditions.

For details of recommended soldering conditions, refer to the information document "Surface Mount Technology Manual" (IE-1207).

For details on the soldering method and soldering conditions other than the recommended conditions, call the NEC salesman.

Table 11-1 Surface Mounting Type Conditions

μ PD7564AG-xxx: 20-pin plastic SOP (300 mil) μ PD7564AG(A)-xxx: 20-pin plastic SOP (300 mil)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230°C, Duration: 30 sec. max. (at 210°C or above), Number of times: Once	IR30-00-1
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above), Number of times: Once	VP15-00-1
Wave soldering	Solder both temperature: 260°C or below, Duration: 10 sec. max., Number of times: Once, Preheat temperature: 120°C max. (Package surface temperature)	WS60-00-1
Pin part heating	Pin temperature: 300°C or below, Duration: 3 sec. max. (per device side)	_

Caution Use of more than one soldering method should be avoided (except in the case of pin part heating).

Table 11-2 Insertion Type Soldering Conditions

μ PD7564ACS-×××: 20-pin plastic shrink DIP (300 mil) μ PD7564ACS(A)-×××: 20-pin plastic shrink SOP (300 mil)

Soldering Method	Soldering Conditions			
Wave soldering (Pin only)	Solder bath temperatures: 260°C or below, Duration: 10 sec. max.			
Pin part heating	Pin temperature: 300°C or below, Duration: 3 sec. max. (per pin)			

Caution Ensure that the application of wave soldering is limited to the pins and no solder touches the main unit directly.

APPENDIX A. COMPARISON BETWEEN SUB-SERIES PRODUCT FUNCTIONS

 \star

Product Name		μPD7554	μPD75P54	μPD7554A	μPD7554A(A)	μPD7564	μPD75P64	μPD7564A	μPD7564A(A)	
		RC	4 μs/500 kHz							
Instru clock	uction cycle/system	Outside		2.86 μs/	700 kHz					
CIUCK	(5 V)	Ceramic						2.86 μs/	700 kHz	
Instruction set						47 types	(SET B)			
ROM 10				1024	× 8					
RAM				64 × 4						
Total number			16			15				
	Port 0						to P03			
I/O	Port 8			P80 to P82	, P83 (CL2)		P80 to P82			
port	Withstand voltage		12	V	9	V	12	V	9	V
	Ports 10 and 11					P100 to P103,	03, P110 to P113			
	Withstand voltage		12	V	9	V	12	V	9	V
Time	r/event counter		8 bits							
Serial interface			8 bits							
Power voltage range			2.5 to 6.0 V	4.5 to 6.0 V	2.0 to 6.0 V	2.7 to 6.0 V	2.7 to 6.0 V	4.5 to 6.0 V	2.7 to 6.0 V	2.7 to 6.0 V
Package			20-pin plastic shrink DIP 20-pin plastic SOP							

APPENDIX B. DEVELOPMENT TOOLS

The following development tools are available for developing systems that use μ PD7564A.

Language Processor

	program written with microcomputer.	The function for automatic optimization of branch instruction and so on is also					
μPD7550/7560 series absolute assembler	Host Machine	OS	Supply Medium	Ordering Code (Product Name)			
		MS-DOS™	3.5-inch 2HD	μS5A13AS7554			
	PC-9800 series	(Ver.3.10 to Ver.5.00A*)	5-inch 2HD	μS5A10AS7554			
	IBM PC/AT™	PC DOS™ (Ver. 3.1)	5-inch 2HC	μS7B10AS7554			

PROM Write Tools

Hardware	PG-1500	PROM programmer which allows programming of single-chip microcomputer with typical PROM of 256K to 4M bits by stand-alone or from a host machine by connecting the accessory board and optional programmer adapter.					
	PA-75P54CS	μPD75P54/75P64 PRON	/l programmer adaj	oter. Used by connec	ting it to the PG-1500.		
		Connects the PG-1500 a the PG-1500 on the ho		y serial and parallel i	nterface and controls		
		Host Machine	OS	Supply Medium	Ordering Code (Product Name)		
Software	PG-1500 controller		MS-DOS	3.5-inch 2HD	μS5A13PG1500		
N N		PC-9800 series	(Ver.3.10 to Ver.5.00A*)	5-inch 2HD	μS5A10PG1500		
		IBM PC/AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10PG1500		

- * A task swap function is provided in Ver. 5.00/5.00A, but the task swap function cannot be used with this software.
- **Remarks** Operation of the assembler and PG-1500 controller is only guaranteed on the host machines and OSs shown above.

Debugging Tools

Hardware	EVAKIT-7500B	 EVAKIT-7500B is an evaluation board that can be used for μPD7500 series models. For μPD7564A, EVAKIT-7500B and option board EV-7554A are combined and used for system development. EVAKIT-7500B can operate alone. EVAKIT-7500B has a built-in serial interface on the board, so it enables debugging when it is connected to a RS-232-C interfaced console. EVAKIT-7500B works as is a real-time tracer and traces state of the program counter and output port in real time. EVAKIT-7500B has a built-in PROM writer and improves debugging efficiency considerably. 					
	EV-7554A	EV-7554A is an adapter board which is connected to EVAKIT-7500B and evaluates $\mu \text{PD7564A}.$					
	SE-7554A	SE-7554A is a simulation board that has the programs developed by EVAKIT-7500B. SE-7554A evaluates a system in place of μ PD7564A.					
		EVAKIT-7500 Control Program connects EVAKIT-7500B and the host machine with RC-232-C and controls EVAKIT-7500B on the host machine.					
				-	Ordering Code		
are	EVAKIT-7500	Host Machine	OS	Supply Medium	(Product Name)		
Software	control program (EVAKIT controller)	PC-9800	MS-DOS	3.5-inch 2HD	μS5A13EV7500-P01		
		series	(Ver.3.10 to Ver.5.00A*)	5-inch 2HD	μS5A10EV7500-P01		
		IBM PC series	PC DOS (Ver.3.1)	5-inch 2HC	μS7B11EV7500-P01		

* A task swap function is provided in Ver. 5.00/5.00A, but the task swap function cannot be used with this software.

Caution It is not possible to internally mount a pull-up resistor in a port in the EVAKIT-7500B. When evaluating, arrange to have a pull-up resistor mounted in the user system.

Remarks Operation of the EVAKIT controller is only guaranteed on the host machines and OSs shown above.

 \star

★ APPENDIX C. RELATED DOCUMENTS

Document Related to Device

Document Name	Document No.		
User's Manual	IEU-1111D		
μPD7500 Series Selection Guide	IF-1027G		

Document Related to Development Tool

Document Name			Document No.
Hardware	are EVAKIT-7500B User's Manual		EEU-1017C
	EV-7554A User's Manual		EEU-1034A
	PG-1500 User's Manual		EEU-1335B
Software	μ PD7550, 7560 Series Absolute Assembler User's Manual EEM-1006		
	EVAKIT-7500 Control Program User's Manual	MS-DOS base	EEM-1356
		PC-DOS base	EEM-1049
	PG-1500 Controller User's Manual		EEU-1291B

Other Related Document

Document Name	Document No.	
Package Manual	IEI-1213	
Semiconductor Device Mounting Technology Manual	IEI-1207	
Quality Grade on NEC Semiconductor Devices	IEI-1209A	
NEC Semiconductor Device Reliability/Quality Control System	IEI-1203A	
Static Electricity Discharge (ESD) Test	IEI-1201	
Semiconductor Device Quality Guarantee Guide	MEI-1202	
Microcomputer Related Product Guide – Third Party Product –	Note	

Remarks These documents above are subject to change without notice. Be sure to use the latest document for designing.

Note To be published.

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function. [MEMO]

The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6

MS-DOS is a trademark of MicroSoft Corporation. PC DOS and PC/AT are trademarks of IBM Corporation.