

Si6426DQ

20V N-Channel PowerTrench® MOSFET

General Description


This N-Channel MOSFET is a rugged gate version of Fairchild Semiconductor's advanced PowerTrench process. It has been optimized for power management applications requiring a wide range of gate drive voltage ratings (2.5V to 8V).


Applications

- · Battery protection
- DC/DC conversion
- · Power management
- Load switch

Features

- 5.4 A, 20 V $R_{DS(ON)}$ = 35 m Ω @ V_{GS} = 4.5 V $R_{DS(ON)}$ = 40 m Ω @ V_{GS} = 2.5 V
- $\bullet~$ Extended V_{GSS} range (±8V) for battery applications
- High performance trench technology for extremely low $R_{\mbox{\scriptsize DS}(\mbox{\scriptsize ON})}$
- Low profile TSSOP-8 package





Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V_{DSS}	Drain-Source Voltage		20	V
V _{GSS}	Gate-Source Voltage		± 8	V
I _D	Drain Current - Continuous	(Note 1)	5.4	А
	- Pulsed		30	
P _D	Power Dissipation	(Note 1a)	1.4	W
		(Note 1b)	1.1	
T_J,T_{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	87	°C/W	
		(Note 1h)	114		

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
6426	Si6426DQ	13"	16mm	3000 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chai	acteristics	1	1		I	I
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	20			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		14		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 20 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μА
		V _{DS} = 20 V, V _{GS} = 0 V, T _J =55°C			5	1
I _{GSSF}	Gate-Body Leakage, Forward	V _{GS} = 8 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -8 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			-100	nA
On Char	racteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	0.6	0.9	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		-3		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = 4.5 \text{ V}, I_{D} = 5.4 \text{ A}$ $V_{GS} = 2.5 \text{ V}, I_{D} = 4.9 \text{ A}$		23 33	35 40	mΩ
I _{D(on)}	On–State Drain Current	V _{GS} = 4.5 V, V _{DS} = 5 V	20			Α
		V _{GS} = 2.5 V, V _{DS} = 5 V	8			
g FS	Forward Transconductance	V _{DS} = 10 V, I _D = 5.4 A		11		S
Dynamic	Characteristics	•		•		
C _{iss}	Input Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$		710		pF
Coss	Output Capacitance	f = 1.0 MHz		173		pF
C _{rss}	Reverse Transfer Capacitance	7		84		pF
Switchir	ng Characteristics (Note 2)	•		•		
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 6 \text{ V}, \qquad I_{D} = 1 \text{ A},$		7	14	ns
t _r	Turn-On Rise Time	V_{GS} = 4.5 V, R_{GEN} = 6 Ω		17	31	ns
t _{d(off)}	Turn-Off Delay Time	7		16	29	ns
t _f	Turn-Off Fall Time			3	6	ns
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, \qquad I_F = 1.5 \text{ A},$ $dI_F/dt = 100\text{A}/\mu\text{s}$		14	100	ns
Q _g	Total Gate Charge	$V_{DS} = 6 \text{ V}, \qquad I_{D} = 5.4 \text{ A},$		7	10	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 4.5 V		1.5		nC
Q _{gd}	Gate-Drain Charge			1.2		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Source				1.25	Α
V _{SD}	Drain–Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 1.25 A (Note 2)		0.7	1.2	V

Notes

 R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design.



a) 87°C/W when mounted on a 1in² pad of 2 oz copper.



- o) 114°C/W when mounted on a minimum pad of 2 oz copper.
-) Scale 1 : 1 on letter size paper

2.Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.






Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™ VCX^{TM} FAST ® OPTOLOGIC™ STAR*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™ $HiSeC^{TM}$ SuperSOT™-8 $Power Trench^{\, @}$ DOME™ SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E²CMOSTM LittleFET™ OS^{TM} TruTranslation™

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H4