

RMPA61810

Single Channel 6-18 GHz 1 Watt Power Amplifier MMIC


General Description

The Fairchild Semiconductor RMPA61810 is a fully monolithic power amplifier operating over the 6.0 to 18.0 GHz frequency band. The amplifier uses a 0.25 micron Pseudomorphic High Electron Mobility Transistor (PHEMT) process to maximize efficiency and output power. The chip configuration incorporates two stages of reactively combined amplifiers at the output preceded by an input amplifier stage. This single channel amplifier provides typically, 21dB small signal gain and 31dBm output power at 1dB gain compression.

Features

- 21dB Typical Small Signal Gain
- 2.0:1 Typical Input VSWR, 2.5:1 Typical Output VSWR
- 31dBm Output Power at 1dB Gain Compression
- 32dBm Output Power at 3dB Gain Compression
- 22% Typical Power Added Efficiency at 1dB Gain Compression
- Chip size: 6.55mm x 2.67mm x 0.1mm

Device



Absolute Ratings

Symbol	Parameter	Ratings	Units
Vd	Positive Drain DC Voltage	8.5	V
Vg	Negative DC Voltage	-2	V
Vdg	Simultaneous (Vd-Vg)	+10.5	V
Pin	RF CW Input Power (50Ω source)	27	dBm
Id	Drain Current	1.2	A
T _{STG}	Storage Temperature	-55 to +125	°C
Tc	Operating Baseplate Temperature	-40 to +85	°C
R _{JC}	Thermal Resistance (Channel to Backside)	12	°C/W

Electrical Characteristics (Operated at 25°C, 50Ω system, Vd = +8V, quiescent current (Idq = 600 mA))

Parameter	Min	Typ	Max	Units
Frequency Range	6.0		18.0	GHz
Small Signal Gain	15	21		dB
P1dB Compression	28	31		dBm
P3dB Compression	30	32		dBm
PAE at 1dB Gain Compression	12	22		%
Input Return Loss		9.5		dB
Output Return Loss		7.4		dB
Gate Voltage (Vg) ¹		-0.4		V
Gain vs. Temp. 0 ~ 85°C		-0.025		dB/°C

Note:

1. Typical range of the negative gate voltage is -1 to 0V to set a typical Idq of 600 mA.

Application Information

CAUTION: THIS IS AN ESD SENSITIVE DEVICE

Chip carrier material should be selected to have GaAs compatible thermal coefficient of expansion and high thermal conductivity such as copper molybdenum or copper tungsten. The chip carrier should be machined, finished flat, plated with gold over nickel and should be capable of withstanding 325°C for 15 minutes.

Die attachment for power devices should utilize Gold/Tin (80/20) eutectic alloy solder and should avoid hydrogen environment for PHEMT devices. Note that the backside of the chip is gold plated and is used as RF and DC Ground.

These GaAs devices should be handled with care and stored in dry nitrogen environment to prevent contamination of bonding surfaces. These are ESD sensitive devices and should be handled with appropriate precaution including the use of wrist-grounding straps. All die attach and wire/ribbon bond equipment must be well grounded to prevent static discharges through the device.

Recommended wire bonding uses 3 mils wide and 0.5 mil thick gold ribbon with lengths as short as practical allowing for appropriate stress relief. The RF input and output bonds should be typically 0.012" long corresponding to a typical 2 mil gap between the chip and the substrate material.




Figure 1. Functional Block Diagram




Figure 2. Chip Layout and Bond Pad Locations
(Chip size = 6.55mm x 2.67mm x 100µm. Back of Chip is RF and DC Ground)

Application Note

Scope:


This application note briefly describes the procedure for evaluating the Fairchild Semiconductor RMPA61810, high efficiency 0.25 μ m PHEMT Single-Channel Amplifier. The chip configuration incorporates two stages of reactively combined amplifiers at the output preceded by an input amplifier stage.

Carrier Assembly:

The attached drawing shows a recommended off chip bias scheme for the RMPA61810. The MMIC is mounted on a Cu shim or ridge, which in turn blazed to Cu-Mo-Cu, or Cu-W, or Mo carrier with alumina 50 Ω microstrip lines for in/out RF connections and off-chip DC bias components. The drawing shows the placement of components and bond wire connections. The following should be noted:

- (1) 1 mil gold bond wires are used on the carrier assembly.
- (2) Use 3-1 mil gold wires about 25 mils in length for optimum RF performance.

- (3) Vg: Gate Voltage (negative) input terminal for amplifier stages. For best results, the gate supply should have a source resistance less than 100 Ω .
- (4) Vd: Drain Voltage (positive) input terminal for amplifier stages.
- (5) Vg and Vd on both sides of the MMIC must be biased to insure proper operation.
- (6) Bias decoupling capacitors of 0.01 μ F (multilayer) and 100 pF (single layer) are used on the carrier.
- (7) Close placement of external components is essential to stability.
- (8) The test fixture may require a pair of 25 μ F capacitor on the drain and gate(optional) bias terminals to prevent oscillations caused by the test fixture connections.
- (9) For Laboratory testing, use good power supplies. Set current limits on supplies to RF drive-up current level. Keep supply wire/leads as short as possible and if required use additional bypass capacitors at the fixture terminals.



*Vg and Vd on both sides of the MMIC must be biased to insure proper operation.

Figure 3. Recommended Application Schematic Circuit Diagram




Figure 4. Recommended Assembly and Bonding Diagram

Recommended Procedure for Biasing and Operation

CAUTION: LOSS OF GATE VOLTAGE (V_g) WHILE DRAIN VOLTAGE (V_d) IS PRESENT MAY DAMAGE THE AMPLIFIER. THIS AMPLIFIER IS AN ESD SENSITIVE DEVICE.

The following procedure must be followed to properly test the amplifier:

Step 1: Slowly apply Gate Voltage (typical $V_{pinch-off} = -1.5V$) to terminal V_g .





Step 2: Slowly apply Drain Voltage at $V_d (<+5$ volts) and monitor drain current I_{ds} . Adjust negative voltage V_g to set the drain current (I_{ds}) to approximately 600 mA. Adjust the drain voltage V_g to nominal +8 volts (adjust Gate Voltage V_g , if needed, to maintain the drain current at I_{ds}).

Step 3: After the bias condition is established, RF input signal may now be applied at the appropriate frequency band.

Step 4: Follow Turn-off sequence:

- (i) RF input power = off,
- (ii) $V_d =$ off,
- (iii) $V_g =$ off.

Typical Characteristics



The above data is derived from fixtured measurements which includes 3 parallel, 1 mil diameter, 15 mil long, gold bond wires connected to the RF input and output.

The Id @ 1 dB compression increases to approximately 1A. The DC supply should be able to support the required current to achieve the above performance.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
ActiveArray™	FAST®	LittleFET™	Power247™	SuperFET™
Bottomless™	FASTr™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CoolFET™	FPST™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET®	SuperSOT™-8
DOMET™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics™	TinyLogic®
E ² CMOS™	HiSeC™	MSXPro™	Quiet Series™	TINYOPTO™
EnSigna™	µC™	OCX™	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
Across the board. Around the world.™		OPTOLOGIC®	SILENT SWITCHER®	UltraFET®
The Power Franchise®		OPTOPLANAR™	SMART START™	VCX™
Programmable Active Droop™		PACMAN™	SPM™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.