PROJEK DEVICES

PLCDA03 thru PLCDA24

ULTRA LOW CAPACITANCE TVS ARRAY

APPLICATIONS

- ✓ Ethernet 10/100 Base T
- ✔ FireWire, SCSI & USB
- ✔ Audio/Video Inputs
- ✓ xDSL Interfaces
- ✔ Cellular Phone Terminals

IEC COMPATIBILITY (EN61000-4)

- ✓ 61000-4-4 (EFT): 40A 5/50ns
- ✓ 61000-4-5 (Surge): 24A, 8/20µs Level 2(Line-Gnd) & Level 3(Line-Line)


FEATURES

- ✓ 500 Watts Peak Pulse Power per Line (tp=8/20µs)
- ✔ Bidirectional Configuration
- ✓ Available in Multiple Voltage Types Ranging From 3V to 24V
- ✔ Protects Two (2) Lines
- ✓ ESD Protection > 40 kilovolts
- ✓ Ultra Low Capacitance: 5pF
- ✔ RoHS Compliant

MECHANICAL CHARACTERISTICS

- ✓ Molded JEDEC SO-8
- ✓ Weight 70 milligrams (Approximate)
- ✔ Available in Lead-Free Pure-Tin Plating(Annealed)
- ✓ Solder Reflow Temperature:
 - Pure-Tin Sn, 100: 260-270°C
- ✔ Consult Factory for Leaded Device Availability
- ✓ Flammability Rating UL 94V-0
- ✓ 12mm Tape and Reel Per EIA Standard 481
- ✓ Marking: Marking Code, Logo, Date Code & Pin One Defined By Dot on Top of Package

PIN CONFIGURATION






DEVICE CHARACTERISTICS


| MAXIMUM RATINGS @ 25°C Unless Otherwise Specified | | | | | | | | |
|---|------------------|------------|-------|--|--|--|--|--|
| PARAMETER | SYMBOL | VALUE | UNITS | | | | | |
| Peak Pulse Power (t _n = 8/20µs) - See Figure 1 | P_{pp} | 500 | Watts | | | | | |
| Operating Temperature | T _L | -55 to 150 | ℃ | | | | | |
| Storage Temperature | T _{STG} | -55 to 150 | ℃ | | | | | |

| ELECTRICAL CHARACTERISTICS PER LINE @ 25°C Unless Otherwise Specified | | | | | | | | | | |
|---|--|---|---|--|--|-------------------------------|--|--|--|--|
| PART NUMBER (See Notes 1) | DEVICE MARKING | RATED STAND-OFF VOLTAGE | MINIMUM BREAKDOWN VOLTAGE | MAXIMUM CLAMPING VOLTAGE (See Fig. 2) | MAXIMUM CLAMPING VOLTAGE (See Fig. 2) | MAXIMUM LEAKAGE CURRENT | MAXIMUM CAPACITANCE (See Note 2) | | | |
| | | V _{wm} VOLTS | @ 1mA V _(BR) VOLTS | @ I _P = 1A V _C VOLTS | @ 8/20µs V _C @ I _{PP} | @V _{wм} | @0V, 1 MHz C pF | | | |
| PLCDA03 PLCDA05 PLCDA08 PLCDA12 PLCDA15 PLCDA24 | SGA SGB SGF SGC SGD SGE | 3.3 5.0 8.0 12.0 15.0 24.0 | 4.5 6.0 8.5 13.3 16.7 26.7 | 7.0 9.8 13.4 19.0 24.0 43.0 | 10.9V @ 43.0A 13.5V @ 42.0A 16.0V @ 34.0A 25.9V @ 21.0A 30.0V @ 17.0A 49.0V @ 12.0A | 125 20 10 1 1 | 5 5 5 5 5 5 | | | |

Note 1: Devices are designed to be used in parallel (See Circuit Diagram). For other applications, contact the factory. Do not apply surge in the "forward" direction of the TVS.


Note 2: Do not surge from pins 8 to 1, 2 to 7, 6 to 3 and 4 to 5. PIV typically greater than 100V for each rectifier die. Electrical characteristics apply to pins 1 to 8, 7 to 2, 3 to 6 and 5 to 4.







PLCDA03 thru PLCDA24


GRAPHS






ESD Test Pulse: 25 kilovolt, 1/30ns (waveshape)







PLCDA03 thru PLCDA24

APPLICATION NOTE

The PLCDA Series are low capacitance, bidirectional TVS arrays that are designed to protect I/O or high speed data lines from the damaging effects of ESD or EFT. This product series has a surge capability of 500 Watts P_{pp} per line for an 8/20µs waveshape and offers ESD protection > 40kv.

BIDIRECTIONAL COMMON-MODE CONFIGURATION (Figure 1)

Ideal for use in USB applications, the PLCDA Series provides up to two (2) lines of protection in a common-mode configuration as depicted in Figure 1.

Circuit connectivity is as follows:


- ✓ Pins 1 & 2 and 3 & 4 are connected to Ground
- ✔ Pins 5 and 6 are connected to I/O Line D+
- ✔ Pins 7 and 8 are connected to I/O Line D-

CIRCUIT BOARD LAYOUT RECOMMENDATIONS

Circuit board layout is critical for Electromagnetic Compatibility (EMC) protection. The following guidelines are recommended:


- The protection device should be placed near the input terminals or connectors, the device will divert the transient current immediately before it can be coupled into the nearby traces.
- The path length between the TVS device and the protected line should be minimized.
- All conductive loops including power and ground loops should be minimized.
- The transient current return path to ground should be kept as short as possible to reduce parasitic inductance.
- Ground planes should be used whenever possible. For multilayer PCBs, use ground vias.

Figure 1. Typical Common-Mode USB Protection Circuit



PLCDA03 PLCDA24

SO-8 PACKAGE OUTLINE & DIMENSIONS



COPYRIGHT © ProTek Devices 2007

SPECIFICATIONS: ProTek reserves the right to change the electrical and or mechanical characteristics described herein without notice (except JEDEC).

DESIGN CHANGES: ProTek reserves the right to discontinue product lines without notice, and that the final judgement concerning selection and specifications is the buyer's and that in furnishing engineering and technical assistance, ProTek assumes no responsibility with respect to the selection or specifications of such products.

ProTek Devices

2929 South Fair Lane, Tempe, AZ 85282 Tel: 602-431-8101 Fax: 602-431-2288 E-Mail: sales@protekdevices.com Web Site: www.protekdevices.com