1.8V-3.3V PicoPLL^{TM}, World's Smallest Programmable Clock

FEATURES

- Designed for Very Low-Power applications
- Offered in Tiny GREEN/RoHS compliant packages
  - 6-pin DFN (2.0mmx1.3mmx0.6mm)
  - 6-pin SC70 (2.3mmx2.25mmx1.0mm)
  - 6-pin SOT23 (3.0mmx3.0mmx1.35mm)
- Input Frequency:
  - Fundamental Crystal: 10MHz to 50MHz
  - Reference Input: 1MHz to 200MHz
- Accepts >0.1V reference signal input voltage
- Output Frequency:
  - $\leq$65MHz @ 1.8V operation
  - $\leq$90MHz @ 2.5V operation
  - $\leq$125MHz @ 3.3V operation
- Disabled outputs programmable as HiZ or Active Low.
- Low current consumption:
  - <1.2mA @ 27MHz
  - < 5µA when PDB is activated
- Single 1.8V, 2.5V, or 3.3V ± 10% power supply
- Operating temperature range from -40°C to 85°C

DESCRIPTION

The PL611s-28 consumes very low-power while producing high performance clock outputs of up to 55MHz. Designed for low-power applications with very stringent space requirement, PL611s-28 consumes about 1.2mA, while producing 2 distinct outputs of 27MHz and 13.5MHz. Designed to fit in a small SOT, SC70, or SOT23 package for high performance applications, the PL611s-28 offers excellent phase noise and jitter performance. The power down feature of PL611s-28, when activated, allows the IC to consume less than 5µA of power, while its programming flexibility allows generating any output, using a low-cost crystal or reference input. In addition, one programmable I/O pin can be configured as Output Enable (OE), Frequency switching (FSEL), Power Down (PDB) input, or CLK1 (F_{OUT}, F_{REF}, $F_{REF}/2$) output.

PACKAGE PIN CONFIGURATION

DFN-6L
(2.0mmx1.3mmx0.6mm)

SC70-6L
(2.3mmx2.25mmx1.0mm)

SOT23-6L
(3.0mmx3.0mmx1.35mm)

BLOCK DIAGRAM

$F_{vco} = F_{ref} * (2 * M / R)$

$F_{out} = F_{vco} / (2 * P)$

Programmable Function

1.8V-3.3V PicoPLL^{TM}, World's Smallest Programmable Clock

KEY PROGRAMMING PARAMETERS

CLK[0:1] Output Frequency	Output Drive Strength	Programmable Input/Output
$F_{OUT} = F_{REF} * M / (R * P)$ Where M = 11 bit R = 8 bit P = 5 bit CLK0 = F_{OUT}, F_{REF} or F_{REF} / (2*P) CLK1 = F_{REF}, F_{REF}/2, CLK0 or CLK0/2	Three optional drive strengths to choose from: • Low: 4mA • Std: 8mA (default) • High: 16mA	One output pin can be configured as: • OE - input • PDB - input • FSEL – input • HiZ or Active Low disabled state

PACKAGE PIN ASSIGNMENT

Name	Pin Assignment SOT Pin #	Pin Assignment SC70 Pin#	Pin Assignment DFN Pin#	Type	Description
OE, PDB, FSEL, CLK1	1	2	2	I/O	This programmable I/O pin can be configured as an Output Enable (OE) input, Power Down (PDB) input, On-the-Fly Frequency Switching Selector (FSEL)input or CLK1 clock output. This pin has an internal 60KΩ pull up resistor (OE, PDB & FSEL Only). The OE and PDB features can be programmed to allow the output to float (Hi Z), or to operate in the 'Active low' mode. State / OE / PDB / FSEL table below
GND	2	1	3	P	GND connection
XIN, FIN	3	3	1	I	Crystal or Reference input pin
XOUT	4	4	6	O	Crystal Output pin Do Not Connect (DNC) when FIN is present
VDD	5	5	5	P	VDD connection
CLK0	6	6	4	O	Programmable Clock Output

State	OE	PDB	FSEL
0	Disable CLK	Power Down Mode	Frequency '2'
1 (default)	Normal mode	Normal mode	Frequency '1'

1.8V-3.3V PicoPLL^{TM}, World's Smallest Programmable Clock

FUNCTIONAL DESCRIPTION

PL611s-28 is a highly featured, very flexible, advanced programmable PLL design for high performance, low-power, small form-factor applications. The PL611s-28 accepts a fundamental input crystal of 10MHz to 50MHz or reference clock input of 1MHz to 200MHz and is capable of producing two outputs up to 125MHz. This flexible design allows the PL611s-28 to deliver any PLL generated frequency, F_{REF} (Crystal or Ref Clk) frequency or F_{REF}/(2*P) to CLK0 and/or CLK1. Some of the design features of the PL611s-28 are mentioned below:

PLL Programming

The PLL in the PL611s-28 is fully programmable. The PLL is equipped with an 8-bit input frequency divider (R-Counter), and an 11-bit VCO frequency feedback loop divider (M-Counter). The output of the PLL is transferred to a 5-bit post VCO divider (P-Counter). The output frequency is determined by the following formula [$F_{OUT} = F_{REF} * M / (R * P)$].

Clock Output (CLK0)

CLK0 is the main clock output. The output of CLK0 can be configured as the PLL output ($F_{VCO}/(2*P)$), F_{REF} (Crystal or Ref Clk Frequency) output, or $F_{REF}/(2*P)$ output.

Clock Output (CLK1)

The CLK1 feature allows the PL611s-28 to have an additional clock output. This output can be programmed to one of the following:

> F_{REF} - Reference (Crystal or Ref Clk) Frequency
> F_{REF} / 2
> CLK0
> CLK0 / 2

The output drive level can be programmed to Low Drive (4mA), Standard Drive (8mA) or High Drive (16mA) for each clock independently. The maximum output frequency is 125MHz.

Output Enable (OE)

The Output Enable feature allows the user to enable and disable the clock output(s) by toggling the OE pin. The OE pin incorporates a 60kΩ pull up resistor giving a default condition of logic "1".

The OE feature can be programmed to allow the output to float (Hi Z), or to operate in the 'Active low' mode.

Power-Down Control (PDB)

The Power Down (PDB) feature allows the user to put the PL611s-28 into "Sleep Mode". When activated (logic '0'), PDB 'Disables the PLL, the oscillator circuitry, counters, and all other active circuitry. In Power Down mode the IC consumes <10µA of power. The PDB pin incorporates a 60kΩ pull up resistor giving a default condition of logic "1".

The PDB feature can be programmed to allow the output to float (Hi Z), or to operate in the 'Active low' mode.

Frequency Select (FSEL)

The Frequency Select (FSEL) feature allows the PL611s-28 to switch between two pre-programmed outputs allowing the device "On the Fly" frequency switching. The FSEL pin incorporates a 60kΩ pull up resistor giving a default condition of logic "1".

1.8V-3.3V PicoPLL^{TM}, World's Smallest Programmable Clock

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage Range	V_{DD}	-0.5	7	V
Input Voltage Range	V_I	-0.5	V_{DD}+0.5	V
Output Voltage Range	V_O	-0.5	V_{DD}+0.5	V
Soldering Temperature (Green package)			260	°C
Data Retention @ 85°C		10		Year
Storage Temperature	T_S	-65	150	°C
Ambient Operating Temperature*		-40	85	°C

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only.

AC SPECIFICATIONS

PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Crystal Input Frequency (XIN)	Fundamental Crystal	10		50	MHz
Input (FIN) Frequency	@ V_{DD} =3.3V			200	MHz
	@ V_{DD} =2.5V			166	MHz
	@ V_{DD} =1.8V			133	
Input (FIN) Signal Amplitude	Internally AC coupled (High Frequency)	0.9		V_{DD}	Vpp
Input (FIN) Signal Amplitude	Internally AC coupled (Low Frequency) 3.3V $\leq$50MHz, 2.5V $\leq$40MHz, 1.8V $\leq$15MHz	0.1		V_{DD}	Vpp
Output Frequency	@ V_{DD} =3.3V			125	MHz
	@ V_{DD} =2.5V			90	MHz
	@ V_{DD} =1.8V			65	MHz
Settling Time	At power-up (after V_{DD} increases over 1.62V)			2	ms
Output Enable Time	OE Function; Ta=25º C, 15pF Load			10	ns
	PDB Function; Ta=25º C, 15pF Load			2	ms
VDD Sensitivity	Frequency vs. V_{DD} +/-10%	-2		2	ppm
Output Rise Time	15pF Load, 10/90% V_{DD}, High Drive, 3.3V		1.2	1.7	ns
Output Fall Time	15pF Load, 90/10% V_{DD}, High Drive, 3.3V		1.2	1.7	ns
Duty Cycle	V_{DD} /2	45	50	55	%
Period Jitter,Pk-to-Pk* (measured from 10,000 samples)	With capacitive decoupling between V_{DD} and GND.		70		ps

* Note: Jitter performance depends on the programming parameters.

DC SPECIFICATIONS

| PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Current, Dynamic, with Loaded CMOS Outputs	I_{DD}	@ V_{DD} =3.3V, 27MHz, load=15pF		4.0		mA
Supply Current, Dynamic, with Loaded CMOS Outputs	I_{DD}	@ V_{DD} =2.5V, 27MHz, load=10pF		2.7		mA
Supply Current, Dynamic with Loaded CMOS Outputs	I_{DD}	@ V_{DD} =1.8V, 27MHz, load=5pF		1.2		mA
PLL Off: Supply Current, Dynamic, with Loaded CMOS Output	I_{DD}	@ V_{DD} =3.3V, 27MHz, load=15pF		2.0		mA
PLL Off: Supply Current, Dynamic, with Loaded CMOS Output	I_{DD}	@ V_{DD} =2.5V, 27MHz, load=10pF		1.3		mA
PLL Off: Supply Current, Dynamic with Loaded CMOS Output	I_{DD}	@ V_{DD} =1.8V, 27MHz, load=5pF		0.8		mA
Supply Current, Dynamic, with Loaded Outputs	I_{DD}	When PDB=0			5	µA
Operating Voltage	V_{DD}		1.62		3.63	V
Output Low Voltage	V_{OL}	I_{OL} = +4mA Standard Drive			0.4	V
Output High Voltage	V_{OH}	I_{OH} = -4mA Standard Drive	$V_{DD} - 0.4$			V
Output Current, Low Drive	I_{OSD}	V_{OL} = 0.4V, V_{OH} = 2.4V	4			mA
Output Current, Standard Drive	I_{OSD}	V_{OL} = 0.4V, V_{OH} = 2.4V	8			mA
Output Current, High Drive	I_{OHD}	V_{OL} = 0.4V, V_{OH} = 2.4V	16			mA

* Note: Please contact PhaseLink, if super-low-power is required.

CRYSTAL SPECIFICATIONS

PARAMETERS		SYMBOL	MIN.	TYP.	MAX.	UNITS
Fundamental Crystal Resonator Frequency		F_{XIN}	10		50	MHz
Crystal Loading Rating (The IC can be programmed for any value in this range.)		$C_{L (xtal)}$	8		12	pF
Maximum Sustainable Drive Level					100	µW
Operating Drive Level				30		µW
Metal Can Crystal	Shunt Capacitance	C0			5.5	pF
Metal Can Crystal	ESR Max	ESR			50	Ω
Small SMD Crystal	Shunt Capacitance	C0			2.5	pF
Small SMD Crystal	ESR Max	ESR			80	Ω

1.8V-3.3V PicoPLL^TM, World's Smallest Programmable Clock

LAYOUT RECOMMENDATIONS

DFN-6L Evaluation Board

The following guidelines are to assist you with a performance optimized PCB design:

### Signal Integrity and Termination Considerations

- Keep traces short!

- Trace = Inductor. With a capacitive load this equals ringing!

- Long trace = Transmission Line. Without proper termination this will cause reflections (looks like ringing).

- Design long traces as "striplines" or "microstrips" with defined impedance.

- Match trace at one side to avoid reflections bouncing back and forth.

Decoupling and Power Supply Considerations

- Place decoupling capacitors as close as possible to the VDD pin(s) to limit noise from the power supply

- Multiple VDD pins should be decoupled separately for best performance.

- Addition of a ferrite bead in series with VDD can help prevent noise from other board sources

- Value of decoupling capacitor is frequency dependant. Typical values to use are 0.1µF for designs using crystals < 50MHz and 0.01µF for designs using crystals > 50MHz.

Typical CMOS termination
Place Series Resistor as close as possible to CMOS output

CMOS Output Buffer
(Typical buffer impedance 20 Ω)

To CMOS Input

50Ω line

Series Resistor
Use value to match output buffer impedance to 50 Ω trace. Typical value 30 Ω

1.8V-3.3V PicoPLL^{TM}, World's Smallest Programmable Clock

Crystal Tuning Circuit
Series and parallel capacitors used to fine tune the crystal load to the circuit load.

Crystal

Cst

XIN   XOUT

1   8

Cpt   Cpt

CST - Series Capacitor, used to lower circuit load to match crystal load. Raises frequency offset. This can be eliminated by using a crystal with a Cload of equal or greater value than the oscillator.
CPT - Parallel Capacitors, Used to raise the circuit load to match the crystal load. Lowers frequency offset.

PhaseLink
C o r p o r a t i o n

1.8V-3.3V PicoPLL^{TM}, World's Smallest Programmable Clock

PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)

SOT23-6L

Symbol	Dimension in MM	
	Min.	Max.
A	1.05	1.35
A1	0.05	0.15
A2	1.00	1.20
b	0.30	0.50
c	0.08	0.20
D	2.80	3.00
E	1.50	1.70
H	2.60	3.00
L	0.35	0.55
e	0.95 BSC	

SC70-6L

Symbol	Dimension in MM	
	Min.	Max.
A	0.80	1.00
A1	0.00	0.09
A2	0.80	0.91
b	0.15	0.30
c	0.08	0.25
D	1.85	2.25
E	1.15	1.35
H	2.00	2.30
L	0.21	0.41
e	0.65BSC	

DFN-6L

Symbol	Dimension in MM	
	Min.	Max.
A	0.50	0.60
A1	0.00	0.05
A3	0.152	0.152
b	0.15	0.25
e	0.40BSC	
D	1.25	1.35
E	1.95	2.05
D1	0.75	0.85
E1	0.95	1.05
L	0.20	0.30

1.8V-3.3V PicoPLL^{TM}, World's Smallest Programmable Clock

ORDERING INFORMATION (GREEN PACKAGE)

*For part ordering, please contact our Sales Department:*
47745 Fremont Blvd., Fremont, CA 94538, USA
Tel: (510) 492-0990 Fax: (510) 492-0991

PART NUMBER
The order number for this device is a combination of the following:
Part number, Package type and Operating temperature range

PL611s-28-XXX X X X

PART NUMBER

3 DIGIT ID Code *
(will be assigned at
programming time)

PACKAGE TYPE
G=DFN-6L
U=SC70-6L
T=SOT23-6L

NONE= TUBE
R=TAPE and REEL

TEMPERATURE
C=COMMERCIAL
I = INDUSTRIAL

Part/Order Number	Marking†	Package Option
PL611s-28-XXXGC-R	XXX	6-Pin DFN (Tape and Reel)
PL611s-28-XXXUC-R	XXX	6-Pin SC70 (Tape and Reel)
PL611s-28-XXXTC-R	28XXX	6-Pin SOT23 (Tape and Reel)

† Note: 'XXX' designates marking identifier that, at times, could be independent of the part number. Please consult your PhaseLink sales for marking information.

PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.

 Solder reflow profile available at www.phaselink.com/QA/solderingGreen.pdf