

**PLL Clock Driver for 2.5V
SSTL_2 DDR SDRAM Memory**
Product Features


- PLL clock distribution optimized for SSTL_2 DDR SDRAM applications.
- Distributes one differential clock input pair to five differential clock output pairs.
- Inputs (CLK, \bar{CLK}) and (FBIN, \bar{FBIN}): SSTL_2
- Outputs (Y_x , \bar{Y}_x), (FBOUT, \bar{FBOUT}): SSTL_2
- External feedback pins (FBIN, \bar{FBIN}) are used to synchronize the outputs to the clock input.
- Operates at $AV_{DD} = 2.5V$ for core circuit and internal PLL, and $V_{DDQ} = 2.5V$ for differential output drivers
- Available Package:
– Plastic 28-pin TSSOP

Product Description

PI6CV855 PLL clock device is developed for SSTL_DDR SDRAM applications. This PLL Clock Buffer is designed for 2.5 V_{DDQ} and 2.5V AV_{DD} operation and differential data input and output levels. The device is a zero delay buffer that distributes a differential clock input pair (CLK, \bar{CLK}) to five differential pairs of clock outputs ($Y[0:4]$, $\bar{Y}[0:4]$) and one differential pair feedback clock outputs (FBOUT, \bar{FBOUT}). The clock outputs are controlled by the input clocks (CLK, \bar{CLK}), the feedback clocks (FBIN, \bar{FBIN}), and the Analog Power input (AV_{DD}). When the AV_{DD} is strapped low, the PLL is turned off and bypassed for test purposes.

When the input frequency falls below a suggested detection frequency that is below the operating frequency of the PLL, the device will enter a low power mode. In low power mode, PLL is turned OFF, $Y[0:4]$ and $\bar{Y}[0:4]$ outputs are 3-stated.

The PI6CV855 is able to track Spread Spectrum Clocking to reduce EMI.

Block Diagram

Pin Configuration

28-Pin L	
GND	1
\bar{Y}_0	2
Y_0	3
V _{DDQ}	4
CLK	5
\bar{CLK}	6
AV _{DD}	7
AGND	8
GND	9
\bar{Y}_1	10
Y_1	11
V _{DDQ}	12
Y_2	13
\bar{Y}_2	14
	15
	16
	17
	18
	19
	20
	21
	22
	23
	24
	25
	26
	27
	28
	\bar{Y}_4
	Y_4
	V _{DDQ}
	GND
	FBOUT
	\bar{FBOUT}
	V _{DDQ}
	\bar{FBIN}
	FBIN
	GND
	\bar{Y}_3
	Y_3
	GND

Pinout Table

Pin Name	Pin No.	I/O Type	Description
<u>CLK</u> <u>CLK</u>	5 6	I	Reference Clock input
Y[0:4]	3,11,13,17,27	O	Clock outputs.
<u>Y[0:4]</u>	2,10,14,16,28		Complement Clock outputs.
FBOUT FBOUT	23 24		Feedback output, and Complement Feedback Output
FBIN FBIN	21 20	I	Feedback input, and Complement Feedback input
VDDQ	4,12,18,22,26	Power	Power Supply for I/O pins.
AVDD	7		Analog/core power supply. AVDD can be used to bypass the PLL for testing purposes. When AVDD is strapped to ground, PLL is bypassed & CLK is buffered directly to the device outputs.
AGND	8	Ground	Analog/core ground. Provides the ground reference for the analog/core circuitry
GND	1,9,15,19,25		Ground for I/O pins.

Function Table

Inputs			Outputs				PLL State
AVDD	CLK	<u>CLK</u>	Y[0:4]	<u>Y[0:4]</u>	FBOUT	<u>FBOUT</u>	
GND	L	H	Z	Z	Z	Z	Bypassed/Off
GND	H	L	Z	Z	Z	Z	Bypassed/Off
2.5V(nom)	L	H	L	H	L	H	on
2.5V(nom)	H	L	H	L	H	L	on
2.5V(nom)	<20 MHz		Z	Z	Z	Z	off

Notes: For testing and power saving purposes, PI6CV855 will power down if the frequency of the reference inputs CLK, CLK is well below the operating frequency range. The maximum power down clock frequency is below 20 MHz. For example, PI6CV855 will be powered down when the CLK,CLK stop running.

Z = High impedance

X = Don't care

Absolute Maximum Ratings (Over operating free-air temperature range)

Symbol	Parameter	Min.	Max.	Units
V _{DDQ} , AV _{DD}	I/O supply voltage range and analog/core supply voltage range	- 0.5	3.6	V
V _I	Input voltage range	- 0.5		
V _O	Output voltage range	- 0.5		
T _{stg}	Storage temperature	- 65	150	°C

Note: Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Timing Requirements (Over recommended operating free-air temperature)

Symbol	Description	AV _{DD} , V _{DDQ} = 2.5V ±0.2V		Units
		Min.	Max.	
f _{CK}	Operating clock frequency ^(1,2)	60	170	MHz
	Application clock frequency ⁽³⁾	95	170	
t _{DC}	Input clock duty cycle	40	60	%
t _{STAB}	PLL stabilization time after powerup		100	μs

Notes:

1. The PLL is able to handle spread spectrum induced skew.
2. Operating clock frequency indicates a range over which the PLL is able to lock, but in which the clock is not required to meet the other timing parameters. (Used for low-speed debug).
3. Application clock frequency indicates a range over which the PLL meets all of the timing parameters.

DC Specifications

Recommended Operating Conditions

Symbol	Parameter	Min.	Nom.	Max.	Units
AV _{DD}	Analog/core supply voltage	2.3	2.5	2.7	V
V _{DDQ}	Output supply voltage	2.3	2.5	2.7	
V _{OH}	High-level output voltage	1.8		V _{DDQ}	
V _{OL}	Low-level output voltage	0		0.5	
V _{IX}	Input differential-pair crossing voltage	(V _{DDQ} /2) -0.2		(V _{DDQ} /2) +0.2	
V _{OX}	Output differential-pair crossing voltage at the SDRAM clock input	(V _{DDQ} /2) -0.2		(V _{DDQ} /2) +0.2	
V _{IN}	Input voltage level	-0.3		V _{DDQ} +0.3	
V _{ID}	Input differential voltage between CLK and $\overline{\text{CLK}}$	0.36		V _{DDQ} +0.6	
V _{OD}	Output differential voltage between Y[n] and $\overline{\text{Y}}[\text{n}]$ and FBOUT and FBOUT	0.7		V _{DDQ} +0.6	
T _A	Operating free air temperature	0		70	°C

Electrical Characteristics

Parameter		Test Conditions	AV _{DD}	V _{DDQ}	Min.	Typ.	Max.	Units
V _{IK}	All inputs	I _I = -18mA	2.3V			-1.2	V	
I _I	CLK, FBIN	V _I = V _{DDQ} or GND	2.7V			±10	µA	
I _{DDQ}	Dynamic supply current of V _{DDQ}	V _{DD} = 2.7V ⁽¹⁾				300	mA	
	Static supply current	CLK & $\overline{\text{CLK}}$ <20 MHz				100	µA	
I _{ADD}	Dynamic supply current of AV _{DD}	V _{DD} = 2.7V ⁽¹⁾				12	mA	
	Static supply current	CLK & $\overline{\text{CLK}}$ <20 MHz				100	µA	
C _I	CLK and $\overline{\text{CLK}}$	V _I = V _{DD} or GND	2.5V	2.0		3.0	pF	
	FBIN and $\overline{\text{FBIN}}$							

Notes:

- Driving 9 or 18 DDR SDRAM memory chips with 120-ohm termination resistor for each clock output pair at 134 MHz.
- The maximum power down clock frequency is below 20 MHz.

AC Specifications

Switching characteristics over recommended operating free-air temperature range, $f_{CLK} > 100$ MHz (unless otherwise noted).
 (See Figure 1 and 2)

Parameter	Description	Diagram	$AV_{CC}, V_{DDQ} = 2.5V \pm 0.2V$			Units
			Min.	Nom.	Max	
$t(\theta)$	Static phase offset ⁽¹⁾	Figure 4	-50	0	50	ps
$t_{jit(cc)}$	Cycle-to-cycle jitter	Figure 3	-75		75	
$t_{jit(per)}$	Period jitter	Figure 6	-75		75	
$t_{jit(hper)}$	Half-period jitter	Figure 7	-100		100	
$tsl(i)$	Input clock slew rate ⁽²⁾	Figure 8	1.0		2.0	V/ns
$tsl(o)$	Output clock slew rate ⁽²⁾	Figure 8	1.0		2.0	
$tsk(o)$	Output clock skew	Figure 5			100	ps

The PLL on the PI6CV855 meets all the above parameters while supporting SSC synthesizers with the following parameters⁽³⁾.

	SSC modulation frequency	30.0		50.0	kHz
	SSC clock input frequency deviation	0.00		-0.50	%
	PLL loop bandwidth		2		MHz
	Phase angle			-0.031	degrees

Notes:

1. Static Phase offset does not include jitter.
2. The slew rate is determined from the IBIS model with test load shown in Figure 1.
3. The SSC requirements meet the Intel PC100 SDRAM Registered DIMM specification.




Figure 1. IBIS Model Output Load






Figure 2. Output Load Test Circuit



$$t_{\text{jit(cc)}} = t_{\text{cycle } n} - t_{\text{cycle } n+1}$$

Figure 3. Cycle-to-Cycle Jitter



$$t_{\phi} = \frac{\sum_{n=1}^{N} t_{\phi n}}{N} \quad (N \text{ is a large number of samples})$$

Figure 4. Static Phase Offset




Figure 5. Output Skew




Figure 6. Period Jitter




Figure 7. Half-Period Jitter





Figure 8. Input and Output Slew Rates

Packaging Mechanical: 28-Pin TSSOP (L)

Ordering Information

Ordering Code	Package Name	Package Type
PI6CV855L	L28	28-pin, 4.4mm wide TSSOP