PLL650-05

## FEATURES

- Full CMOS output swing with $40-\mathrm{mA}$ output drive capability. $25-\mathrm{mA}$ output drive at TTL level.
- Advanced, low power, sub-micron CMOS processes.
- 25 MHz fundamental crystal or clock input.
- 3 fixed outputs of $25 \mathrm{MHz}, 75 \mathrm{Mhz}$ and 125 Mhz with output disable
- SDRAM selectable frequencies of $105,83.3,140 \mathrm{MHz}$ (Double Drive Strength).
- Spread spectrum technology selectable for EMI reduction from $\pm 0.5 \%, \pm 0.75 \%$ center for SDRAM and CPU.
- Zero PPM synthesis error in all clocks.
- Ideal for Network switches.
- 3.3 V operation.
- Available in $16-$ Pin 150 mil SOIC.


## DESCRIPTION

The PLL650-05 is a low cost, low jitter, high performance clock synthesizer. With PhaseLink's proprietary analog Phase Locked Loop techniques, this device can produce multiple clock outputs from a 25.0 MHz crystal or reference clock. This makes the PLL650-05 an excellent choice for systems requiring clocking for network chips, PCI devices, SDRAM, and ASICs.

## PIN CONFIGURATION



Note: SDRAMx2: Double Drive strength. ${ }^{\top}$ : Tri-Level input ${ }^{\wedge}$ : Internal pull-up resistor *: Bi-directional pin (input value is latched upon power-up).

FREQUENCY TABLE

| FS1 | FS0 | SDRAMX2 |
| :---: | :---: | :---: |
| 0 | 0 | Tristate |
| 0 | 1 | $140 \mathrm{MHz}^{\text {SST }}$ |
| 1 | 0 | $83.3 \mathrm{MHz}^{\text {SST }}$ |
| 1 | 1 | $105 \mathrm{MHz}^{\text {SST }}$ |

## BLOCK DIAGRAM



PLL650-05
Low EMI Network LAN Clock

## PIN DESCRIPTIONS

| Name | Number | Type | Description |
| :---: | :---: | :---: | :--- |
| XIN | 1 | I | 25MHz fundamental crystal input (20pF CL parallel resonant). |
| XOUT/ENB_125M | 2 | B | Crystal output. At power-up, this pin latches ENB_125M (output enable <br> selector for 125MHz output. Disabled when ENB_125M is logical zero. Has <br> $120 \mathrm{k} \Omega$ internal pull up resistor. |
| 125 MHz | 5 | 0 | 125 MHz output. |
| $75 \mathrm{MHz/FS1}$ | 7 | B | 75 MHz output. This pin latch FS1 value at power-up. It has 60k $\Omega$ internal <br> pull up resistors. |
| ENB_75M | 8 | I | Output enable for 75 Mhz output when high. Disabled when ENB_75M is <br> logical low. It has 60K $\Omega$ internal pull up resistor. |
| SS0 | 9 | I | This pin is a tri-level input pin to control the spread spectrum function. See <br> Spread Spectrum Selection Table |
| SDRAMx2 | 11 | O | SDRAM outputs with double drive strength determined by FS(0:1) value. |
| $25 M H z / F S 0$ | 14 | B | 25MHz (reference) output. This pin latch FS0 value at power-up. It has $60 \mathrm{k} \Omega$ <br> internal pull up resistors. |
| VDD | $4,10,15,16$ | P | Power supply. <br> GND |
| $3,6,12,13$ | P | Ground. |  |

## SPREAD SPECTRUM SELECTION TABLE

| SSO | SST |
| :---: | :---: |
| 0 | $\pm 0.75 \%$ Center |
| M | OFF |
| 1 | $\pm 0.5 \%$ Center |

## FUNCTIONAL DESCRIPTION

## Selectable spread spectrum and output frequencies

The PLL650-05 provides selectable spread spectrum modulation and selectable output frequencies. Selection is made by connecting specific pins to a logical "zero" or "one", or by leaving them not connected (tri-level inputs or internal pull-up) according to the frequency and spread spectrum selection tables shown on pages 1 and 2 respectively.

In order to reduce pin usage, the PLL650-05 uses tri-level input pins. These pins allow 3 levels for input selection: namely, 0 (Connect to GND), 1 (Connect to VDD), M (Do not connect). Thus, unlike the two-level selection pins, the tri-level input pins are in the "M" (mid) state when not connected. In order to connect a tri-level pin to a logical "zero", the pin must be connected to GND. Likewise, in order to connect to a logical "one" the pin must be connected to VDD.

## Connecting a bi-directional pin

A bi-directional pin serves as input upon power-up, and as output as soon as the inputs have been latched. The value of the input is latched-in upon power-up. Depending on the pin (see pin description), the input can be tri-level or a standard two-level. Unlike unidirectional pins, bi-directional pins cannot be connected directly to GND or VDD in order to set the input to "0" or "1",

## Low EMI Network LAN Clock

since the pin also needs to serve as output. In the case of two level input pins, an internal pull-up resistor is present. This allows a default value to be set when no external pull down resistor is connected between the pin and GND (by definition, a tri-level input has a the default value of " M " (mid) if it is not connected). In order to connect a bi-directional pin to a non-default value, the input must be connected to GND or VDD through an external pull-down/pull-up resistor. Note: when the output load presents a low impedance in comparison to the internal pull-up resistor, the internal pull-up resistor may not be sufficient to pull the input up to a logical "one", and an external pull-up resistor may be required.

For bi-directional inputs, the external loading resistor between the pin and GND has to be sufficiently small (compared to the internal pull-up resistor) so that the pin voltage be pulled below 0.8 V (logical "zero"). In order to avoid loading effects when the pin serves as output, the value of the external pull-down resistor should however be kept as large as possible. In general, it is recommended to use an external resistor of around one sixth to one quarter of the internal pull-up resistor (see Application Diagram). Note: when the output is used to drive a load presenting an small resistance between the output pin and VDD, this resistance is in essence connected in parallel to the internal pull-up resistor. In such a case, the external pull-down resistor may have to be dimensioned smaller to guarantee that the pin voltage will be low enough achieve the desired logical "zero". This is particularly true when driving 74FXX TTL components.

## APPLICATION DIAGRAM



NOTE: Rup $=120 \mathrm{k} \Omega$ for 50 MHz _OE (Pin2); Rup $=60 \mathrm{k} \Omega$ for $F S(0: 1)$. R starts from 1 to 0 while RB starts from 0 to 1 .

## Electrical Specifications

## 1. Absolute Maximum Ratings

| PARAMETERS | SYMBOL | MIN. | MAX. | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\text {DD }}$ |  | 4.6 | V |
| Input Voltage, dc | $\mathrm{V}_{\mathrm{I}}$ | -0.5 | $\mathrm{~V}_{D D}+0.5$ | V |
| Output Voltage, dc | $\mathrm{V}_{\mathrm{o}}$ | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| Storage Temperature | $\mathrm{T}_{\mathrm{s}}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature* | $\mathrm{T}_{\mathrm{A}}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature | $\mathrm{T}_{J}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) |  |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| ESD Protection, Human Body Model |  |  | 2 | kV |

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

* Note: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only.


## 2. AC Specifications

| PARAMETERS | CONDITIONS | MIN. | TYP. | MAX. | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input Frequency |  | 10 | 25 | 27 | MHz |
| Output Rise Time | 0.8 V to 2.0 V with no load |  |  | 1.5 | ns |
| Output Fall Time | 2.0 V to 0.8V with no load |  |  | 1.5 | ns |
| Duty Cycle* | $@ 50 \%$ VDD | 45 | 50 | 55 | $\%$ |
| Max. Absolute Jitter | Short term |  | $\pm 150$ |  | ps |
| Max. Jitter, cycle to cycle |  |  |  | 80 | ps |

* : in case SDRAM output is selected to be 83.3 MHz , the duty cycle of output pin 22 will be $40 \%$ - $60 \%$ if its output frequency is selected to be 105 MHz (FS2=1). In all other situations, pin 22 will also have a $50 \%-50 \%$ typical duty cycle.

PLL650-05
Low EMI Network LAN Clock

## 3. DC Specification

| PARAMETERS | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 2.97 |  | 3.63 | V |
| Input High Voltage | $\mathrm{V}_{1}$ |  |  | VDD $/ 2$ |  | V |
| Input Low Voltage | VIL |  |  | VDo $/ 2$ | VDD $/ 2$-1 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | For all Tri-level input | $V_{D D}-0.5$ |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | For all Tri-level input |  |  | 0.5 | V |
| Input High Voltage | VIH | For all normal input | 2 |  |  | V |
| Input Low Voltage | VIL | For all normal input |  |  | 0.8 | V |
| Output High Voltage | Vor | $\mathrm{I}_{\text {OH }}=-25 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | Vol | $\mathrm{loL}=25 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High Voltage At CMOS Level | Vон | Іон $=-8 \mathrm{~mA}$ | VDD -0.4 |  |  | V |
| Operating Supply Current | IDD | No Load |  | 35 |  | mA |
| Short-circuit Current | Is |  |  | $\pm 50$ |  | mA |
| Nominal output current* | lout | CMOS output level | 35 | 40 |  | mA |
| Nominal output current* | Iout | TTL output level | 20 | 25 |  | mA |
| Internal pull-up resistor | Rup | Pins 5,7 |  | 60 |  | $\mathrm{k} \Omega$ |
| Internal pull-up resistor | Rup | Pin 2 |  | 120 |  | $\mathrm{k} \Omega$ |

*: SDRAM output strengths are doubled (i.e. min. CMOS level is 70 mA , typ. CMOS level is 80 mA )

## PACKAGE INFORMATION

| 16 PIN Narrow SOIC ( mm ) |  |  |
| :---: | :---: | :---: |
|  | SOIC |  |
| Symbol | Min. | Max. |
| A | 1.35 | 1.75 |
| A1 | 0.10 | 0.25 |
| B | 0.33 | 0.51 |
| C | 0.19 | 0.25 |
| D | 9.80 | 10.00 |
| E | 3.80 | 4.00 |
| H | 5.80 | 6.20 |
| L | 0.40 | 1.27 |
| e | 1.27 BSC |  |



## ORDERING INFORMATION

$\left.\begin{array}{|cc|}\hline \text { For part ordering, please contact our Sales Department: } \\ \text { 47745 Fremont Blve., Fremont, CA 94538, USA } \\ \text { Tel: (510) 492-0990 Fax: (510) 492-0991 } \\ \text { PART NUMBER }\end{array}\right\}$

[^0]
[^0]:    PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

    LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.

