

NTE1721 & NTE1723 Integrated Circuit Pulse Width Modulator (PWM) Regulator

Description:

The NTE1721 and NTE1723 are pulse width modulator control–circuits designed to offer improved performance and lowered external parts count when implemented for controlling all types of switching power supplies. The no–chip +5.1V reference is trimmed to $\pm 1\%$ and the input common–mode range of the error amplifier includes the reference voltage, thus eliminating the need for external divider resistors. A sync input to the oscillator enables multiple units to be slaved or a single unit to be synchronized to an external system clock. A wide range of dead time can be programmed by a single resistor connected between the C_T and the Discharge pins. These devices also feature a built–in soft–start circuitry, requiring only an external timing capacitor. A shutdown pin controls both the soft–start circuitry and the output stages, provided instantaneous turn–off through the PWM latch with pulsed shutdown, as well as soft–start recycle with longer shutdown commands. The under voltage lockout inhibits the outputs and the changing of the soft–start capacitor when V_{CC} is below nominal. The output stages are totem–pole design capable of sinking and sourcing in excess of 200mA. The output stages of the NTE1721 features NOR logic resulting in a low output for an off state while the NTE1723 utilizes OR logic which gives a high output when off.

Features:

- 8V to 35V Operation
- +5.1V ±1% Trimmed Reference
- 100Hz to 400kHz Oscillator Range
- Separate Oscillator Sync Pin
- Adjustable Dead Time Control

- Input Undervoltage Lockout
- Latching PWM to Prevent Multiple Pulses
- Pulse-by-Pulse Shutdown
- Dual Source/Sink Outputs: ±400mA Peak

Absolute Maximum Matimus. Motern	Absolute	Maximum	Ratings:	(Note 1)
----------------------------------	-----------------	---------	----------	----------

Absolute Maximum Katings. (Note 1)	
Supply Voltage, V _{CC}	+40V
Collector Supply Voltage, V _C	+40V
Logic Inputs	0.3V to +5.5V
Analog Inputs	
Output Current, Source or Sink, IO	±500mÅ
Reference Output Current, I _{ref}	50mA
Oscillator Charging Current	5mA
Power Dissipation ($T_A = +25^{\circ}C$), P_D	
Derate Above 50°C	10mW/°C
Power Dissipation ($T_C = +25^{\circ}C$), P_D	2000mW
Derate Above 25°C	
Operating Junction Temperature, T _J	+150°C
Storage Temperature Range, T _{stq}	5° to +125°C
Thermal Resistance, Junction–to–Ambient, R _{thJA}	
Thermal Resistance, Junction-to-Case, RthJC	60°C/W
Lead Temperature (During Soldering, 10sec), T _L	+300°C

Recommended Operating Conditions:

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V_{CC}	8.0	_	35.0	V
Collector Supply Voltage	V _C	4.5	_	35.0	V
Output Sink/Source Current Steady State	Io	0	_	±100	mA
Peak		0	_	±400	mA
Reference Load Current	I _{ref}	0	_	20	mΑ
Oscillator Frequency Range	f _{osc}	0.1	_	400	kHz
Oscillator Timing Resistor	R _T	2.0	_	150	kΩ
Oscillator Timing Capacitor	C _T	0.001	_	0.2	μF
Deadtime Resistor Range	R_D	0.5	_	_	Ω
Operating Ambient Temperature Range	T _A	0	_	70	°C

<u>Electrical Characteristics</u>: $(V_{CC} = +20V, T_A = 0^{\circ} \text{ to } +70^{\circ}C \text{ unless otherwise specified})$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Reference Section	-1			<u> </u>		
Reference Output Voltage	V _{ref}	T _J = +25°C	5.0	5.1	5.2	V
Line Regulation	Reg _{line}	+8V ≤ V _{CC} ≤ +35V	_	10	20	mV
Load Regulation	Reg _{load}	$0mA \le I_L \le 20mA$	_	20	50	mV
Temperature Stability	$\Delta V_{ref}/\Delta T$		-	20	_	mV
Total Output Variation (Includes Line and Load Regulation over Temperature	ΔV_{ref}		4.95	-	5.25	V
Short Circuit Current	I _{SC}	$V_{ref} = 0V, T_J = +25^{\circ}C$	T -	80	100	mA
Output Noise Voltage	V _n	10 Hz \leq f \leq 10 kHz, $T_J = +25$ °C	-	40	200	μV_{rms}
Long Term Stability	S	T _J = +25°C, Note 2	T -	20	50	mV/kHr
Oscillator Section (Tested at f _{osc} = 40	kHz, R _T = 3	3.6 k Ω , C _T = 0.001 μF, R _D = 0Ω unle	ss other	wise sp	ecified)	•
Initial Accuracy		T _J = +25°C	_	<u>+2</u>	±6	%
Frequency Stability with Voltage	f _{osc} /V _{CC}	+8V ≤ V _{CC} ≤ +35V	T -	±1	±2	%
Frequency Stability with Temperature	f _{osc} /T		_	±3	_	%
Minimum Frequency	f _{min}	$R_T = 150k\Omega$, $C_T = 0.2\mu F$	_	50	_	Hz
Maximum Frequency	f _{max}	$R_T = 2k\Omega$, $C_T = 1.0nF$	400	_	_	kHz
Current Mirror		I _{RT} = 2mA	1.7	2.0	2.2	mA
Clock Amplitude			3.0	3.5	_	V
Clock Width		T _J = +25°C	0.3	0.5	1.0	μs
Sync Threshold			1.2	2.0	2.8	V
Sync Input Current		Sync Voltage = +3.5V	_	1.0	2.5	mA
Error Amplifier Section (V _{CM} = +5.1V)	•				
Input Offset Voltage	V _{IO}		_	2.0	10.0	mV
Input Bias Current	I _{IB}		–	1.0	10.0	μΑ

Note 2. Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.

Electrical Characteristics (Cont'd): $(V_{CC} = +20V, T_A = 0^\circ \text{ to } +70^\circ \text{C} \text{ unless otherwise specified})$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Error Amplifier Section (Cont'd) (V _{CM}	= +5.1V)					
DC Open Loop Gain	A_{VOL}	$R_L \le 10M\Omega$	60	75	_	dB
Low Level Output Voltage	V _{OL}		_	0.2	0.5	V
High Level Output Voltage	V _{OH}		3.8	5.6	_	V
Common Mode Rejection Ratio	CMRR	+1.5V≤ V _{CM} ≤ +5.2V	60	75	_	dB
Power Supply Rejection Ratio	PSRR	+8V ≤ V _{CC} ≤ +35V	50	60	_	dB
PWM Comparator Section	•		•	•		
Minimum Duty Cycle	DC _{min}		_	_	0	%
Maximum Duty Cycle	DC _{max}		45	49	_	%
Input Threshold, Zero Duty Cycle	V_{TH}	$f_{OSC} = 40kHz, R_T = 3.6k\Omega,$	0.6	0.9	_	V
Input Threshold, Maximum Duty Cycle		$C_T = 0.01 \mu F, R_D = 0\Omega$	_	3.3	3.6	V
Input Bias Current	I _{IB}		_	0.05	1.0	μΑ
Soft-Start Section	•		•	•		
Soft-Start Current		V _{shutdown} = 0V	25	50	80	μΑ
Soft-Start Voltage		V _{shutdown} = 2.0V	_	0.4	0.6	V
Shutdown Input Current		V _{shutdown} = 2.5V	_	0.4	1.0	mA
Output Drivers (Each Output, $V_{CC} = +$	20V)			•		
Output Low Level	V _{OL}	I _{sink} = 20mA	_	0.2	0.4	V
		I _{sink} = 100mA	_	1.0	2.0	V
Output High Level	V _{OH}	I _{sink} = 20mA	18	19	_	V
		I _{sink} = 100mA	17	18	_	V
Under Voltage Lockout	V_{UL}	V8 and V9 = High	6.0	7.0	8.0	V
Collector Leakage	I _{C(leak)}	V _C = +35V, Note 3	_	_	200	μΑ
Rise Time	t _r	$C_L = 1.0 \text{nF}, T_J = +25 ^{\circ}\text{C}$	_	100	600	ns
Fall Time	t _f	$C_L = 1.0 \text{nF}, T_J = +25 ^{\circ}\text{C}$	-	50	300	ns
Shutdown Delay	t _{ds}	$V_{DS} = +3V, C_S = 0, T_J = +25^{\circ}C$	_	0.2	0.5	μs
Supply Current	I _{CC}	V _{CC} = +35V	_	14	20	mA

Note 3. Applies to NTE1721 **Only**, due to polarity of output pulses.

Application Information (Shutdown Options):

Since both the compensation and soft–start terminals (Pin9 and Pin8) have current source pull–ups, either can readily accept a pull–down signal which only has to sink a maximum of $100\mu A$ to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin10 performs two functions: the PWM latch is immediately set providing the fastest turn–off signal to the outputs; and a 150μ A current sink begins to discharge the external soft–start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft–start capacitor, thus, allowing, for example, a convenient implementation of pulse–by–pulse current limiting. Holding Pin10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn–on upon release.

Pin10 should not be left floating as noise pickup could conceivably interrupt normal operation.



