

# MX•COM, INC. MiXed Signal ICs


## DATA BULLETIN

# MX623

## Line-Powered Call Progress Tone Detector

### PRELIMINARY INFORMATION

- MX•COM MiXed Signal CMOS
- Custom Tone Decoder (13 Call-Progress Frequencies Recognized)
- Operates to a 3.579545MHz Telephone System Clock
- Operates Under Simple Logic or  $\mu$ Processor System Control
- Measures Call Progress Tone Frequencies ('Busy', 'Dial', 'Fax-Tone' etc.)
- Telephone, PABX, Fax and Dial-Up Modem Applications
- Low-Power Requirement (600 $\mu$ A at 3.3 Volts<sub>TYP</sub>) for Line-Powered Applications



The MX623 is a low-power decoding integrated circuit that measures the frequency of telephone system call progress tones.

With progress signals input from the telephone line, this single-chip product is programmed to recognize up to thirteen of the World's most commonly used call-progress frequencies, analyze signal quality, and present the measured result as a 4-bit parallel data word at the tri-state Data Output.

Using the parallel information from the MX623, the host system, can recognize such call progress information as: 'Dial', 'Busy', 'Number Unobtainable', 'Ringing' and Fax/Modem system signals.

This information can then be used in simple or complex applications to control telephone operations. The data output will require a software format that can analyze the frequency information from the MX623.

Requiring only a single 3.0<sub>[MIN]</sub> volt power supply, the MX623 may be line-powered and will operate under simple logic or system  $\mu$ Processor control using the 'Data-Change', 'Hold' and 'Chip-Select' functions.

The MX623, whose small size and low power consumption makes it ideal for remote applications, requires a 3.579545MHz telephone system clock or Xtal input, is available in a 16-pin PDIP.

Pin	Function
1	<b>Q3: Data Outputs:</b> A 4-bit parallel data word, forming a HEX character representing the decoded tone frequency. This word is output after a successful decode. Table 1 details the Hex character output codes for the relevant decoded tone frequencies. Upon power-up this output is set to 'E <sub>H</sub> ', but no Data Change pulse generated. These are tri-state outputs.
2	
3	
4	
5	<b>V<sub>DD</sub>:</b> Positive supply rail. A minimum supply voltage of 3.0 volts is required. Levels and voltages within this decoder are dependent upon this supply.
6	<b>Signal In:</b> The composite audio input. Signals to this pin should be a.c. coupled. The d.c. bias of the limiter section is set internally; this pin should not be loaded with any other circuitry.
7	No internal connection. Leave open circuit.
8	<b>Xtal:</b> The output of the on-chip clock oscillator inverter.
9	No internal connection. Leave open circuit.
10	<b>Xtal/Clock:</b> The input to the clock oscillator inverter. A 3.579545MHz Xtal or externally derived clock should be connected here (see Figure 2).
11	<b>V<sub>SS</sub>:</b> Negative supply rail (GND).
12	<b>Hold:</b> An input to control the Output Latch condition; employed in combination with the Data Change output to facilitate, if required, Interrupt and/or handshake operations with a $\mu$ Processor. With Hold placed "Low", with a tone input, the Data Change output will be held "High" at the next data change, and the current output code is locked in the Output Latches regardless of any changes to the input signal. The output code remains as held until this input is returned "High" (see Figure 3). While this input is "High" the output data, Q0 - Q3, cycles normally with the input audio. This pin has an internal 1.0M $\Omega$ pullup resistor.
13	<b>PURS:</b> Power-Up ReSet. To reset internal circuitry at power-up; a logic "1" level is required at this pin for a duration of at least 2.5ms after the Xtal/Clock input and full V <sub>DD</sub> levels are applied. The component configuration shown in Figure 2 is recommended; for slow-rising power supplies the time constant of components should be increased accordingly.
14	<b>IRQ:</b> Interrupt Request. An output for $\mu$ Processor operation; normally "High" this output is latched "Low" when an internal data change occurs if the Chip Select input is "High". This output is reset ("High") the when Chip Select line is taken "Low". To permit "wire-OR" connection with other peripherals, this output has a low-impedance when "Low" and a high-impedance when "High".
15	<b>CS:</b> Chip Select- A controlling function. When held "High" the Data Outputs Q0, Q1, Q2 and Q3 and the Data Change output are disabled. When taken "Low" the Data Outputs Q0, Q1, Q2 and Q3 and the Data Change output are enabled; the Interrupt Request (IRQ) is reset ("High") when CS is taken "Low". See Figures 3 and 4.
16	<b>Data Change:</b> A positive-going pulse is generated at this output when the data changes (Tone or NOTONE). New tone-data is presented to the Q0, Q1, Q2 and Q3 Data Outputs if the Hold input is set "High". This is a tri-state output.

# Application Information




Figure 2 - Recommended External Components

Hex Character	Output Code Q3 Q2 Q1 Q0	Band Edges (Hz)		Nominal Center Freq.
		Lower Edge	Upper Edge	
0	0 0 0 0	364	386	375
1	0 0 0 1	488	520	500
2	0 0 1 0	520	580	550
3	0 0 1 1	580	618	600
4	0 1 0 0	386	412	400
5	0 1 0 1	412	436	425
6	0 1 1 0	436	463	450
7	0 1 1 1	463	487	475
8	1 0 0 0	900	1008	950
9	1 0 0 1	1273	1325	1300
A	1 0 1 0	1350	1455	1400
B	1 0 1 1	1750	1855	1800
C	1 1 0 0	2062	2140	2100
D	1 1 0 1	frequency not guaranteed		
E	1 1 1 0	frequency not guaranteed		
F	1 1 1 1	NOTONE		

Table 1 - Tone Decode Frequencies

## Timing Information

*With CS Low - Figure 3*

After initial power-up and the Hold input inactive (High), as frequencies are input, with the Data Change output as an active (High) indicator, the data is presented at the Data Outputs.

If/when the Hold input is placed active (Low), the data at the Data Outputs is frozen and the Data Change output held High at its next active excursion -until the Hold input is returned High.

*With the Hold input held High - Figure 4*

As frequencies are input a correct decode will produce an active (Low) interrupt level.

This interrupt (IRQ) is serviced and reset by an active (Low) CS input.

Note the 'valid data' period at the Data Outputs.

### Application Information - Decoder Timing




Figure 3 - Timing with the Chip Select Input Held "Low";  $\overline{CS}$  and  $\overline{IRQ}$  are not used




Figure 4 - Timing with the HOLD Input Held "High";  $\overline{CS}$  and  $\overline{IRQ}$  are used

## Specifications

### Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage	-0.3 to 7.0V
Input voltage at any pin (ref $V_{SS} = 0V$ )	-0.3 to ( $V_{DD} + 0.3V$ )
Sink/source current (supply pins)	+/- 30mA
(other pins)	+/- 20mA
Total device dissipation @ $T_{AMB} 25^{\circ}C$	800mW Max.
Derating	10mW/ $^{\circ}C$
Storage temperature range	-40 $^{\circ}C$ to +85 $^{\circ}C$

### Operating Limits

	Min.	Max.	Unit
Supply Voltage ( $V_{DD}$ ) at 25 $^{\circ}C$	3.0	5.5	V
Operating Temperature	-40	+85	$^{\circ}C$

All device characteristics are measured under the following conditions unless otherwise specified:


$V_{DD} = 3.3V$
$T_{OP} = 25^{\circ}C$
Audio Level 0dB ref: = 775mVrms
Xtal/Clock Frequency = 3.579545MHz

Characteristics	See Note	Min.	Typ.	Max.	Unit
<b>Static Values</b>					
Supply Current		-	0.6	1.0	mA
Input Logic "1"		0.7	-	-	% $V_{DD}$
Input Logic "0"		-	-	0.3	% $V_{DD}$
Output Logic "1"		0.8	-	-	% $V_{DD}$
Output Logic "0"		-	-	0.2	% $V_{DD}$
<b>Impedance</b>					
CS and PURS Input		10.0	-	-	$M\Omega$
Hold Input	1	0.5	-	-	$M\Omega$
Signal Input		0.1	-	-	$M\Omega$
IRQ Output (logic "1")		-	30.0	100	$k\Omega$
IRQ Output (logic "0")		-	175	500	$\Omega$
Q0 - Q3 & Data-Change Outputs (logic "1")		-	0.7	2.0	$k\Omega$
Q0 - Q3 & Data-Change Outputs (logic "0")		-	175	500	$\Omega$
Q0 - Q3 & Data-Change Outputs (high Z)		1.0	-	-	$M\Omega$
<b>Dynamic Values</b>					
Signal Input Range	2, 5	35.0	-	1,166	mVrms
Decode Bandedge Tolerance	3	-1.0	-	1.0	%
<b>Xtal Inverter</b>					
Voltage Gain		20.0	-	-	V/V
Input Impedance		10.0	-	-	$M\Omega$
Output Impedance		-	-	160	$k\Omega$
<b>Decoder Timing - Figures 3 and 4</b>					
Power Up Reset Time	$t_{PURS}$	2.5	-	-	ms
Data 'E' Time	$t_{DE}$	31.0	-	-	ms
NOTONE to Tone Response Time	$t_{RESP}$ 4	-	27.0	50.0	ms

Characteristics	See Note	Min.	Typ.	Max.	Unit
Tone to NOTONE Response Time	$t_{NT}$ 4	-	-	60.0	ms
Data to Data-Change Pulse Time	$t_{DC}$	0.625	-	1.15	ms
Data-Change Pulse Width	$t_{PUL}$	-	1.25	-	ms
Hold to Data-Change Rise Time	$t_{HOLD}$	63.0	-	-	$\mu$ s
HOLD to Data-Change Fall Time	$t_{NORM}$	-	-	150	$\mu$ s
IRQ Tone Response Time	$t_{RIRQ}$	-	29.0	52.0	ms
IRQ Reset Time	$t_{IR}$	-	-	250	ns
Data Access Time	$t_{ACS}$	-	-	250	ns
CS High to Output Tri-State Time	$t_{HIZ}$	-	-	100	ns

## Notes

1. This pin has an on-chip 1.0M $\Omega$  pullup resistor.
2. An a.c. coupled sine or squarewave.
3. See Table 1, Tone Decode Frequencies.
4. Delay between the change of input (Tone/NOTONE) and the change at the Q0 - Q3 outputs.
5. The signal input maximum value is determined by the formula  $V_{DD}/2.83$ .

Figure 5: 16-pin PDIP Mechanical Outline: *order as part no. MX623P*