### **MOTOROLA** SEMICONDUCTOR ----**TECHNICAL DATA**

T-39-13






## Designer's Data Sheet

# TMOS E-FET **High Energy Power FET N-Channel Enhancement-Mode Silicon Gate**

This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.


- Avalanche Energy Capability Specified at Elevated Temperature
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode





### MTH8N50E

**TMOS POWER FET** 8.0 AMPERES  $r_{DS(on)} = 0.8 \text{ OHMS}$ 500 VOLTS



### MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit	
Drain-to-Source Voltage	V <sub>DSS</sub>	500	Volts	
Drain-to-Gate Voltage, R <sub>GS</sub> = 1.0 MΩ	V <sub>DGR</sub>	500	Vdc	
Gate-to-Source Voltage — Continuous — Non-Repetitive	V <sub>G</sub> S V <sub>G</sub> SM	±20 ±40	Vdc	
Drain Current — Continuous — Pulsed	I <sub>D</sub>	8.0 32	Adc	
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	150 1.2	Watts W/°C	
Operating and Storage Temperature Range	TJ, T <sub>stg</sub>	65 to 150	°C	

### UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS ( $T_{\rm J} < 150^{\circ}$ C)

1	Single Pulse Drain-to-Source Avalanche Energy — TJ = 25°C	W <sub>DSR</sub> (1)	510	mJ
ļ	$-T_{J} = 100^{\circ}C$		81.6	
	Repetitive Pulse Drain-to-Source Avalanche Energy	W <sub>DSR</sub> (2)	13	

#### THERMAL CHARACTERISTICS

<del></del>	Thermal Resistance — Junction to Case — Junction-to-Ambient	R <sub>Ø</sub> JC R <sub>Ø</sub> JA	0.83 30	°C/W
	Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 5 seconds	TL	275	°C

(1)  $V_{DD} = 50 \text{ V}$ ,  $I_{D} = 8.0 \text{ A}$ 

(2) Pulse Width and frequency is limited by TJ(max) and thermal response

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

TMOS and Designer's are trademarks of Motorola Inc.



	STICS (T <sub>C</sub> = 25°C unless otherwise noted)					
	Characteristics	Symbol	Min	Тур	Max	Unit
FF CHARACTERISTICS						
Drain-to-Source Breakdown	Voltage ( $V_{GS} = 0$ , $I_D = 0.25$ mA)	V(BR)DSS	500			Vdc
Zero Gate Voltage Drain Cu	rrent ( $V_{DS} = 500 \text{ V}, V_{GS} = 0$ ) ( $V_{DS} = 400 \text{ V}, V_{GS} = 0, T_{J} = 125^{\circ}\text{C}$ )	IDSS	_	1 1	0.2 1.0	mAdc
Gate-Body Leakage Current	- Forward (VGSF = 20 Vdc, VDS = 0)	<sup>I</sup> GSSF	_	_	100	nAdc
Gate-Body Leakage Current	— Reverse (V <sub>GSR</sub> = 20 Vdc, V <sub>DS</sub> = 0)	IGSSR	_	_	100	nAdc
N CHARACTERISTICS*					,	
Gate Threshold Voltage (VD	S = V <sub>G</sub> S, I <sub>D</sub> = 0.25 mAdc) = 100°C)	V <sub>GS(th)</sub>	2.0 1.5	_	4,0 3.5	Vdc
Static Drain-to-Source On-Re	esistance (VGS = 10 Vdc, ID = 4.0 Adc)	rDS(on)	-	0.67	0.8	Ohms
Drain-to-Source On-Voltage (I <sub>D</sub> = 8.0 A) (I <sub>D</sub> = 4.0 A, T <sub>J</sub> = 100°C)	(V <sub>GS</sub> = 10 Vdc)	V <sub>DS(on)</sub>	_	_	7.2 6.4	Vdc
Forward Transconductance	(V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 4.0 Adc)	g <sub>FS</sub>	4.0	_	_	mhos
YNAMIC CHARACTERISTICS			<del></del>			•
Input Capacitance		Ciss		1200	_	pF
Output Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, \\ f = 1.0 \text{ MHz})$	Coss	_	176	_	
Transfer Capacitance	1 110 1111 127	C <sub>rss</sub>	_	72		
WITCHING CHARACTERISTIC	CS*					
Turn-On Delay Time		<sup>†</sup> d(on)		14	_	ns
Rise Time	$(V_{DD} = 250 \text{ V}, I_D = 8.0 \text{ A},$	t <sub>r</sub>	_	24	_	
Turn-Off Delay Time	$R_L = 30 \Omega, R_G = 9.1 \Omega, V_{GS(on)} = 10 V$	td(off)	_	47		
Fall Time		t <sub>f</sub>		38	_	
Total Gate Charge		$o_g$		47	63	nC
Gate-Source Charge	$(V_{DS} = 400 \text{ V}, I_{D} = 8.0 \text{ A}, V_{GS} = 10 \text{ V})$	Qgs		8.0	_	
Gate-Drain Charge	VG3 10 17	Q <sub>gd</sub>	_	23		
OURCE-DRAIN DIODE CHAR	ACTERISTICS					
Forward On-Voltage		V <sub>SD</sub>			2.0	Vdc
Forward Turn-On Time	$(I_S = 8.0 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s})$	ton	_	**	_	ns
Reverse Recovery Time		t <sub>rr</sub>			970	
TERNAL PACKAGE INDUCT	ANCE					
Internal Drain Inductance (Measured from screw on (Measured from the drain	tab to center of die) lead 0.25" from package to center of die)	Ld	4.0 (Typ) 5.0 (Typ)	_	_	nH
Internal Source Inductance	e lead 0.25" from package to center of die)	L <sub>S</sub>	10 (Typ)	_	_	

<sup>\*</sup>Indicates Pulse Test: Pulse Width = 300  $\mu$ s max, Duty Cycle = 2.0%.

\*\*Limited by circuit inductance.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola of any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and A are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

#### TYPICAL ELECTRICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation
With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current






Figure 6. On-Resistance Variation
With Temperature



#### SAFE OPERATING AREA INFORMATION

Figure 7. Maximum Rated Forward Biased Safe Operating Area





The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

#### **SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

Figure 8. Maximum Rated Switching Safe Operating Area




Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Thermal Response







Figure 12. Gate Charge versus Gate-To-Source Voltage



#### **COMMUTATING SAFE OPERATING AREA (CSOA)**

The Commutating Safe Operating Area (CSOA) of Figure 14 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VDS for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increases with increasing rate of change of source current so dls/dt is specified with a maximum value. Higher values of dls/dt require an appropriate derating of IFM, peak VDS or both. Ultimately dls/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during trr as the diode goes from conduction to reverse blocking.

VDS(pk) is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

VR is specified at 80% of V(BR)DSS to ensure that the CSOA stress is maximized as IS decays from IRM to zero.

RGS should be minimized during commutation. TJ has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dVps/dt in excess of 10 V/ns was attained with dl<sub>s</sub>/dt of 400 A/ $\mu$ s.

Figure 14. Commutating Safe Operating Area (CSOA)




Figure 13. Commutating Waveforms




Figure 15. Commutating Safe Operating Area **Test Circuit** 




Figure 16. Unclamped Inductive Switching **Test Circuit** 





Figure 17. Unclamped Inductive Switching Waveforms



#### **RESISTIVE SWITCHING**

Figure 18. Switching Test Circuit




Figure 19. Switching Waveforms






Figure 20. Gate Charge Test Circuit



 $V_{in} = 15 V_{ok}$ ; PULSE WIDTH  $\leq 100 \mu s$ , DUTY CYCLE  $\leq 10\%$ 

#### **OUTLINE DIMENSIONS**



#### **Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong. JAPAN: Nippon Motorola Ltd.; 3-20-1 Minamiazabu, Minato-ku, Tokyo 106 Japan.



*MOTOROLA*