SHARP

	Date Dec. 26	2002
	Date Dec. 20	. 2002
Preliminary Dat	TASHEET	
	DATASHEET	
	32M (x16) Flash Memory	
MODEL NO :	LH28F320BFE-PBTL60	
	bject to change without notice. rights reserved. No reproduction or republication without written permission.	
\bigcirc Contact your local Sharp sat	ales office to obtain the latest datasheet.	

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

CONTENTS

PAGE

48-Lead TSOP Pinout 3
Pin Descriptions 4
Simultaneous Operation Modes Allowed with Four Planes 5
Memory Map 6
Identifier Codes and OTP Address for Read Operation 7
Identifier Codes and OTP Address for Read Operation on Partition Configuration 7
OTP Block Address Map for OTP Program 8
Bus Operation
Command Definitions 10
Functions of Block Lock and Block Lock-Down 12
Block Locking State Transitions upon Command Write
Block Locking State Transitions upon WP#/ACC Transition
Status Register Definition 14

Extended Status Register Definition 15
Partition Configuration Register Definition 16
Partition Configuration 16
1 Electrical Specifications 17
1.1 Absolute Maximum Ratings 17
1.2 Operating Conditions 17
1.2.1 Capacitance 18
1.2.2 AC Input/Output Test Conditions 18
1.2.3 DC Characteristics 19
1.2.4 AC Characteristics - Read-Only Operations
1.2.5 AC Characteristics - Write Operations
1.2.6 Reset Operations 27
1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance
2 Related Document Information 29

1

PAGE

LH28F320BFE-PBTL60 32Mbit (2Mbit×16) Page Mode Dual Work Flash MEMORY

■ 32M density with 16Bit I/O Interface

- High Performance Reads
 60/25ns 8-Word Page Mode
- Configurative 4-Plane Dual Work
 - Flexible Partitioning
 - Read operations during Block Erase or (Page Buffer) Program
 - Status Register for Each Partition

Low Power Operation

- 2.7V Read and Write Operations
- \bullet Automatic Power Savings Mode Reduces $I_{\rm CCR}$ in Static Mode
- Enhanced Code + Data Storage
 5µs Typical Erase/Program Suspends

OTP (One Time Program) Block

- 4-Word Factory-Programmed Area
- 4-Word User-Programmable Area
- High Performance Program with Page Buffer
 - 16-Word Page Buffer
 - 5µs/Word (Typ.) at 12V WP#/ACC
- Operating Temperature 0°C to +70°C
- CMOS Process (P-type silicon substrate)

- Flexible Blocking Architecture
 - Eight 4K-word Parameter Blocks
 - Sixty-three 32K-word Main Blocks
 - Bottom Parameter Location
- Enhanced Data Protection Features
 - Individual Block Lock and Block Lock-Down with Zero-Latency
 - All blocks are locked at power-up or device reset.
 - Block Erase, Full Chip Erase, (Page Buffer) Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
 - 3.0V Low-Power 11µs/Word (Typ.) Programming
 - 12V No Glue Logic 9µs/Word (Typ.) Production Programming and 0.5s Erase (Typ.)
- Cross-Compatible Command Support
 - Basic Command Set
 - Common Flash Interface (CFI)
- Extended Cycling Capability
 - Minimum 100,000 Block Erase Cycles
- 48-Lead TSOP
- ETOX^{TM*} Flash Technology
- Not designed or rated as radiation hardened

The product, which is 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at $V_{CC}=2.7V-3.6V$. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

* ETOX is a trademark of Intel Corporation.

A15 1		48 A16
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	48-LEAD TSOP STANDARD PINOUT 12mm x 20mm TOP VIEW	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		28 OE# 27 GND 26 CE# 25 A0

Figure 1. 48-Lead TSOP (Normal Bend) Pinout

		Table 1. Pin Descriptions
Symbol	Туре	Name and Function
A ₀ -A ₂₀	INPUT	ADDRESS INPUTS: Inputs for addresses. 32M: A ₀ -A ₂₀
DQ ₀ -DQ ₁₅	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high (V_{IH}) deselects the device and reduces power consumption to standby levels.
RST#	INPUT	RESET: When low (V_{IL}), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
WP#/ACC	INPUT/ SUPPLY	WRITE PROTECT: When WP#/ACC is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP#/ACC is V_{IH} , lock-down is disabled. Applying 12V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin. Applying 12V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ ACC may be connected to 12V±0.3V for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage.
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY#: Indicates the status of the internal WSM (Write State Machine). When low, WSM is performing an internal operation (block erase, full chip erase, (page buffer) program or OTP program). RY/BY#-High Z indicates that the WSM is ready for new commands, block erase is suspended and (page buffer) program is inactive, (page buffer) program is suspended, or the device is in reset mode.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.

		14010 2.	Simunuit	cous ope	nution inc	ues 1 1110 W		ur r lune	5		
			THEN 1	THE MO	DES ALL	OWED IN	THE OTI	HER PAP	RTITION I	S:	
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend
Read Array	Х	Х	Х	Х	Х	Х		Х		Х	Х
Read ID/OTP	Х	Х	Х	Х	Х	Х		Х		Х	Х
Read Status	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Х
Read Query	Х	Х	Х	Х	Х	Х		Х		Х	Х
Word Program	Х	Х	Х	Х							Х
Page Buffer Program	Х	Х	Х	Х							Х
OTP Program			Х								
Block Erase	Х	Х	Х	Х							
Full Chip Erase			Х								
Program Suspend	Х	Х	Х	Х							Х
Block Erase Suspend	Х	X	Х	Х	Х	Х				X	

Table 2. Simultaneous Operation Modes Allowed with Four $Planes^{(1, 2)}$

"X" denotes the operation available.
 Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

				38	32K-WORD	0F8000H - 0FFFFFH
				37	32K-WORD	0F0000H - 0F7FFFH
				36	32K-WORD	0E8000H - 0EFFFFH
				35	32K-WORD	0E0000H - 0E7FFFH
			NE)	34	32K-WORD	0D8000H - 0DFFFFH
			LA	33	32K-WORD	0D0000H - 0D7FFFH
	BLOCK NUMBER	ADDRESS RANGE	MP	32	32K-WORD	0C8000H - 0CFFFFH
	70 32K-WORD	1F8000H - 1FFFFFH	(UNIFORM PLANE	31	32K-WORD	0C0000H - 0C7FFFH
	69 32K-WORD		NIF	30	32K-WORD	0B8000H - 0BFFFFH
	68 32K-WORD	1E8000H - 1EFFFFH	[5]	29	32K-WORD	0B0000H - 0B7FFFH
	67 32K-WORD	1E0000H - 1E7FFFH	PLANE1	28	32K-WORD	0A8000H - 0AFFFFH
NE)	66 32K-WORD	1D8000H - 1DFFFFH	LAN	27	32K-WORD	0A0000H - 0A7FFFH
PLANE	65 32K-WORD	1D0000H - 1D7FFFH		26	32K-WORD	098000H - 09FFFFH
	64 32K-WORD			25	32K-WORD	090000H - 097FFFH
(UNIFORM	63 32K-WORD	1C0000H - 1C7FFFH		24	32K-WORD	088000H - 08FFFFH
NIF	62 32K-WORD			23	32K-WORD	080000H - 087FFFH
	61 32K-WORD					1
VE3	60 32K-WORD			22	32K-WORD	078000H - 07FFFFH
PLANE	59 32K-WORD			21	32K-WORD	070000H - 077FFFH
Π	58 32K-WORD	198000H - 19FFFFH		20	32K-WORD	068000H - 06FFFFH
	57 32K-WORD			19	32K-WORD	060000H - 067FFFH
	56 32K-WORD			18	32K-WORD	058000H - 05FFFFH
	55 32K-WORD			17	32K-WORD	050000H - 057FFFH
				16	32K-WORD	048000H - 04FFFFH
	54 32K-WORD	178000H - 17FFFFH	NE)	15	32K-WORD	040000H - 047FFFH
	53 32K-WORD		PLANE	14	32K-WORD	038000H - 03FFFFH
	52 32K-WORD	168000H - 16FFFFH	R P	13	32K-WORD	030000H - 037FFFH
	51 32K-WORD	160000H - 167FFFH		12	32K-WORD	028000H - 02FFFFH
NE)	50 32K-WORD	158000H - 15FFFFH	PLANE0 (PARAMET	11	32K-WORD	020000H - 027FFFH
[TA]	49 32K-WORD	150000H - 157FFFH	AR/	10	32K-WORD	018000H - 01FFFFH
(UNIFORM PLANE	48 32K-WORD	148000H - 14FFFFH	(P ₂	9	32K-WORD	010000H - 017FFFH
ORI	47 32K-WORD		ZEC	8	32K-WORD	008000H - 00FFFFH
ZIF	46 32K-WORD		[TA]	7	4K-WORD	007000H - 007FFFH
5	45 32K-WORD	130000H - 137FFFH	P	6	4K-WORD	006000H - 006FFFH
PLANE2	44 32K-WORD	128000H - 12FFFFH		5	4K-WORD	005000H - 005FFFH
LAN	43 32K-WORD	120000H - 127FFFH		4	4K-WORD	004000H - 004FFFH
Ы	42 32K-WORD	118000H - 11FFFFH		3	4K-WORD	003000H - 003FFFH
	41 32K-WORD	110000H - 117FFFH		2	4K-WORD	002000H - 002FFFH
	40 32K-WORD			1	4K-WORD	001000H - 001FFFH
	39 32K-WORD			0	4K-WORD	000000H - 000FFFH
	1			1]

Table 3.	Identifier	Codes and	OTP	Address	for Read	Operation
----------	------------	-----------	-----	---------	----------	-----------

	Code	Address [A ₁₅ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000H	00B0H	1
Device Code	Bottom Parameter Device Code	0001H	00B5H	1, 2
Block Lock Configuration Code	Block is Unlocked		$DQ_0 = 0$	3
	Block is Locked	Block	$DQ_0 = 1$	3
	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	3
	Block is Locked-Down		$DQ_1 = 1$	3
Device Configuration Code	Partition Configuration Register	0006H	PCRC	1, 4
OTP	OTP Lock	0080H	OTP-LK	1, 5
	OTP	0081-0088H	OTP	1, 6

1. The address A₂₀-A₁₆ are shown in below table for reading the manufacturer code, device code, device configuration code and OTP data.

2. Bottom parameter device has its parameter blocks in the plane0 (The lowest address).

- 3. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written. DQ_{15} - DQ_{2} are reserved for future implementation.
- 4. PCRC=Partition Configuration Register Code.
- 5. OTP-LK=OTP Block Lock configuration.

6. OTP=OTP Block data.

Partition C	Partition Configuration Register ⁽²⁾		Address (32M-bit device)
PCR.10	PCR.9	PCR.8	[A ₂₀ -A ₁₆]
0	0	0	00H
0	0	1	00H or 08H
0	1	0	00H or 10H
1	0	0	00H or 18H
0	1	1	00H or 08H or 10H
1	1	0	00H or 10H or 18H
1	0	1	00H or 08H or 18H
1	1	1	00H or 08H or 10H or 18H

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration⁽¹⁾ (32M-bit device)

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.

000088H	
	Customer Programmable Area
000085H	
000084H	
	Factory Programmed Area
000081H	
	Reserved for Future Implementation

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

Mode	Notes	RST#	CE#	OE#	WE#	Address	DQ ₀₋₁₅	RY/BY# (8)	
Read Array	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	Х	D _{OUT}	Х	
Output Disable		V _{IH}	V _{IL}	V _{IH}	V _{IH}	X	High Z	Х	
Standby		V _{IH}	V _{IH}	Х	Х	Х	High Z	Х	
Reset	3	V _{IL}	Х	Х	Х	Х	High Z	High Z	
Read Identifier Codes/OTP	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Table 3 and Table 4	See Table 3 and Table 4	Х	
Read Query	6,7	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Appendix	See Appendix	Х	
Write	4,5,6	V _{IH}	V _{IL}	V _{IH}	V _{IL}	Х	D _{IN}	Х	

Table 5. Bus Operation $^{(1,2)}$

1. See DC Characteristics for V_{IL} or V_{IH} voltages.

- X can be V_{IL} or V_{IH}.
 RST# at GND±0.2V ensures the lowest power consumption.
- 4. Command writes involving block erase, full chip erase, (page buffer) program or OTP program are reliably executed when V_{CC}=2.7V-3.6V.
 Refer to Table 6 for valid D_{IN} during a write operation.
 Never hold OE# low and WE# low at the same timing.

- 7. Refer to Appendix of LH28F320BF series for more information about query code.
- 8. RY/BY# is V_{OL} when the WSM (Write State Machine) is executing internal block erase, full chip erase, (page buffer) program or OTP program algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with program and page buffer program inactive), (page buffer) program suspend mode, or reset mode.

	Т	able 6. (Command	Definitions ⁽¹	1)				
	Bus		I	First Bus Cycle			Second Bus Cycle		
Command	Cycles Req'd	Notes	Oper ⁽¹⁾	Addr ⁽²⁾	Data	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾	
Read Array	1		Write	PA	FFH				
Read Identifier Codes/OTP	≥2	4	Write	PA	90H	Read	IA or OA	ID or OD	
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD	
Read Status Register	2		Write	PA	70H	Read	PA	SRD	
Clear Status Register	1		Write	PA	50H				
Block Erase	2	5	Write	BA	20H	Write	BA	D0H	
Full Chip Erase	2	5,9	Write	Х	30H	Write	Х	D0H	
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD	
Page Buffer Program	≥4	5,7	Write	WA	E8H	Write	WA	N-1	
Block Erase and (Page Buffer) Program Suspend	1	8,9	Write	PA	B0H				
Block Erase and (Page Buffer) Program Resume	1	8,9	Write	PA	D0H				
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H	
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H	
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH	
OTP Program	2	9	Write	OA	С0Н	Write	OA	OD	
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H	

(11)

1. Bus operations are defined in Table 5.

2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F320BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address A₀-A₁₅.

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F320BF series for details.

SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

N-1=N is the number of the words to be loaded into a page buffer.

- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is VIH.

- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix of LH28F320BF series for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP#/ACC is V_{IL}. When WP#/ACC is V_{IH}, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

State	WP#/ACC	$DQ_1^{(1)}$	$\mathrm{DQ}_{0}^{(1)}$	State Name	Erase/Program Allowed ⁽²⁾
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Table 7. Functions of Block Lock⁽⁵⁾ and Block Lock-Down

1. $DQ_0=1$: a block is locked; $DQ_0=0$: a block is unlocked.

 $DQ_1=1$: a block is locked-down; $DQ_1=0$: a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#/ACC=0) or [101] (WP#/ACC=1), regardless of the states before power-off or reset operation.

4. When WP#/ACC is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Current S	State		Result after L	ock Command Written (Next State)			
State	WP#/ACC	DQ ₁	DQ ₀	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾		
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾		
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾		
[111]	1	1	1	No Change	[110]	No Change		

	Table 8.	Block Locking	State	Transitions u	upon	Command	Write ⁽⁴⁾
--	----------	---------------	-------	---------------	------	---------	----------------------

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0=0$), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP#/ACC is not changed and fixed V_{IL} or V_{IH} .

Previous State		Current Sta	te	Result after WP#/ACC Transition (Next State)		
	State	WP#/ACC	DQ ₁	DQ ₀	WP#/ACC= $0 \rightarrow 1^{(1)}$	WP#/ACC= $1 \rightarrow 0^{(1)}$
-	[000]	0	0	0	[100]	-
-	[001]	0	0	1	[101]	-
[110] ⁽²⁾	[011]	0	1	1	[110]	-
Other than $[110]^{(2)}$					[111]	-
-	[100]	1	0	0	-	[000]
-	[101]	1	0	1	-	[001]
-	[110]	1	1	0	-	[011] ⁽³⁾
-	[111]	1	1	1	-	[011]

Table 9. Block Locking State Transitions upon WP#/ACC Transition⁽⁴⁾

"WP#/ACC=0→1" means that WP#/ACC is driven to V_{IH} and "WP#/ACC=1→0" means that WP#/ACC is driven to V_{IL}.
 State transition from the current state [011] to the next state depends on the previous state.
 When WP#/ACC is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are entered.

automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

R	R	R	R	R	R	R	R	
15	14	13	12	11	10	9	8	
WSMS	BESS	BEFCES	PBPOPS	WPACCS	PBPSS	DPS	R	
7	6	5	4	3	2	1	0	
ENHANCE R.7 = WRITH 1 = Ready 0 = Busy SR.6 = BLOC 1 = Block	= RESERVED F MENTS (R) E STATE MACH K ERASE SUS Erase Suspende Erase in Progres	HINE STATUS PEND STATUS d		Status Register (Write State Ma be occupied by 3 or 4 partitions Check SR.7 or erase, (page bu SR.6 - SR.1 are	indicates the st then if the other partit configuration. RY/BY# to de tffer) program	the SR.7 is "1" ion when the d etermine block or OTP progr	', the WSM ma evice is set to 2 erase, full chi	
 SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES) 1 = Error in Block Erase or Full Chip Erase 0 = Successful Block Erase or Full Chip Erase SR.4 = (PAGE BUFFER) PROGRAM AND OTP PROGRAM STATUS (PBPOPS) 				If both SR.5 an erase, (page bu block lock-dow attempt, an imp	affer) program, vn bit, set pa roper command	, set/clear bloartition config d sequence was	ck lock bit, s uration regist s entered.	
$1 = \text{Error i}$ $0 = \text{Succes}$ $\text{SR.3} = \text{WP} \# / 4$ $1 = \text{V}_{\text{CC}} + 0$	n (Page Buffer) ssful (Page Buffe ACC STATUS (V).4V < WP#/AC tion Abort	Program or OT er) Program or (WPACCS)	P Program OTP Program	SR.3 does not p level. The WS level only after Program or OT guaranteed to $ACC \neq V_{ACCH}$. SR.1 does not p bit. The WSM i	M interrogates Block Erase, I P Program cor report accu	and indicates Full Chip Erase mmand sequen rate feedback	the WP#/AC e, (Page Buffe ces. SR.3 is no when WP#	
STAT = (Page)	E BUFFER) PRO 'US (PBPSS) Buffer) Program Buffer) Program	Suspended		bit. The WSM interrogates the block lock bit only after BI Erase, Full Chip Erase, (Page Buffer) Program or C Program command sequences. It informs the syst depending on the attempted operation, if the block lock b set. Reading the block lock configuration codes after wri the Read Identifier Codes/OTP command indicates bl lock bit status.				
SR.1 = DEVICE PROTECT STATUS (DPS) 1 = Erase or Program Attempted on a Locked Block, Operation Abort 0 = Unlocked				SR.15 - SR.8 and SR.0 are reserved for future use and shou be masked out when polling the status register.				

		Table 1	1. Extended Sta	atus Register De	efinition		
R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R) XSR.7 = STATE MACHINE STATUS (SMS) 1 = Page Buffer Program available 0 = Page Buffer Program not available			NOTES: After issue a Page Buffer Program command (E8H XSR.7="1" indicates that the entered command is accepted If XSR.7 is "0", the command is not accepted and a next Pag Buffer Program command (E8H) should be issued again t check if page buffer is available or not.				
XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)				XSR.6-0 are sked out when		future use and extended status	

		Table 12. 1	Partition Config	guration	Regis	ter Definition				
R	R	R	R]	R	PC2	PC1	PC0		
15	14	13	12	1	1	10	9	8		
R	R	R	R]	R	R	R	R		
7	6	5	4		3	2	1	0		
PCR.15-11 = R $PCR.10-8 = PA$ $000 = No$ $001 = Plan$ $(defau)$ $010 = Plan$ $(defau)$ $011 = Plan$ $(defau)$ $011 = Plan$ $three$ $operatt$ $110 = Plan$ $three$ $operatt$ $101 = Plan$ $three$ $operatt$ $101 = Plan$ $three$	three partitions in this configuration. Dual work operation is available between any two partitions. 110 = Plane 0-1 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions. 101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions. 101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions. PC2 PC1PC0 PARTITIONING FOR DUAL WORK PARTITION0 PARTITION0 0 0 PARTITION1 PARTITION0 PARTITION1 PARTITION0					111 = There are four partitions in this configuration. Each plane corresponds to each partition respectively. Dual work operation is available between any two partitions. PCR.7-0 = RESERVED FOR FUTURE ENHANCEMENTS (R) NOTES: After power-up or device reset, PCR10-8 (PC2-0) is set to "001" in a bottom parameter device and "100" in a top parameter device. See Figure 4 for the detail on partition configuration. PCR.15-11 and PCR.7-0 are reserved for future use and should be masked out when checking the partition configuration register. PC2 PC1PC0 PARTITIONING FOR DUAL WORK 0 1 1 PARTITION2 PARTITION1 PARTITION0 Image: Colspan="2">Image: Colspan="2" Image: Colspan="2">Image: Colspan= 2" Image				
0 1 0 P 1 0 0	PARTITION1	DITANE2 IN PART IN PART IN PART IN PART IN PART IN PARTITIO	070171 670170000000000	1 0		PARTITION3 PART	LINE2	PLANEO		
	LI-		المعالم معالم	on Cont	igurat		LLA PLA	LLA		
								Rev 244		

Rev. 2.44

 Electrical Specifications Absolute Maximum Ratings* Operating Temperature 	*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.
During Read, Erase and Program 0° C to +70°C ⁽¹⁾	NOTES:
Storage Temperature During under Bias10°C to +80°C During non Bias65°C to +125°C	 Operating temperature is for commercial temperature product defined by this specification. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and WP#/ACC pins. During transitions,
Voltage On Any Pin (except V _{CC} and WP#/ACC)0.5V to V _{CC} +0.5V $^{(2)}$	this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is V_{CC} +0.5V which, during transitions, may overshoot to V_{CC} +2.0V for periods <20ns.
$V_{\rm CC}$ Supply Voltage0.2V to +3.9V $^{(2)}$	3. Maximum DC voltage on WP#/ACC may overshoot to +13.0V for periods <20ns.
WP#/ACC Supply Voltage0.2V to +12.6V ^(2, 3, 4)	4. WP#/ACC erase/program voltage is normally 2.7V- 3.6V. Applying 11.7V-12.3V to WP#/ACC during erase/program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. WP#/ACC may be connected to
Output Short Circuit Current100mA ⁽⁵⁾	5. Output shorted for no more than one second. No more than one output shorted at a time.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T _A	0	+25	+70	°C	
V _{CC} Supply Voltage	V _{CC}	2.7	3.0	3.6	V	1
	V _{IL}	-0.4		0.4	V	
WP#/ACC Voltage when Used as a Logic Control	V _{IH}	2.4		V _{CC} + 0.4	V	1
WP#/ACC Supply Voltage	V _{ACCH}	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: WP#/ACC=V _{IL} or V _{IH}		100,000			Cycles	
Parameter Block Erase Cycling: WP#/ACC=V _{IL} or V _{IH}		100,000			Cycles	
Main Block Erase Cycling: WP#/ACC=V _{ACCH} , 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: WP#/ACC=V _{ACCH} , 80 hrs.				1,000	Cycles	
Maximum WP#/ACC hours at VACCH				80	Hours	

1.2 Operating Conditions

ſ

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying WP#/ACC=11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to WP#/ACC=11.7V-12.3V is not allowed and can cause damage to the device.


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0.0V		4	7	pF
WP#/ACC Input Capacitance	C _{IN}	V _{IN} =0.0V		18	22	pF
Output Capacitance	C _{OUT}	V _{OUT} =0.0V		6	10	pF


1.2.1 Capacitance⁽¹⁾ (T_A =+25°C, f=1MHz)

NOTE:

1. Sampled, not 100% tested.

1.2.2 AC Input/Output Test Conditions








Figure 6. Transient Equivalent Testing Load Circuit

Table 13. Configuration Capacitance Loading Value

Test Configuration	C _L (pF)
V _{CC} =2.7V-3.6V	50

1.2.3 DC Characteristics

V_{CC}=2.7V-3.6V

	-							
Symbol	Paran	neter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I _{LI}	Input Load Current		1	-1.0		+1.0	μA	V _{CC} =V _{CC} Max.,
I _{LO}	Output Leakage Current		1	-1.0		+1.0	μΑ	V _{IN} /V _{OUT} =V _{CC} or GND
I _{CCS}	V _{CC} Standby Current		1,7		4	20	μΑ	$V_{CC} = V_{CC}Max.,$ $CE \# = RST \# =$ $V_{CC} \pm 0.2V,$ $WP \# / ACC = V_{CC} \text{ or }$ GND
I _{CCAS}	V _{CC} Automatic Power Savings Current		1,3		4	20	μΑ	V _{CC} =V _{CC} Max., CE#=GND±0.2V, WP#/ACC=V _{CC} or GND
I _{CCD}	V _{CC} Reset Power-Do	own Current	1		4	20	μΑ	RST#=GND±0.2V
T	Average V _{CC} Read Current Normal Mode		1,6		15	25	mA	V _{CC} =V _{CC} Max., CE#=V _{IL} ,
I _{CCR}	Average V _{CC} Read Current Page Mode	8 Word Read	1,6		5	10	mA	OE#=V _{IH} , f=5MHz
т	V (Daga Duffer) D	rogram Current	1,4,6		20	60	mA	WP#/ACC=V _{IL} or V _{IH}
I _{CCW}	V _{CC} (Page Buffer) P		1,4,6		10	20	mA	WP#/ACC=V _{ACCH}
т	V _{CC} Block Erase, Fu	ıll Chip	1,4,6		10	30	mA	WP#/ACC=V _{IL} or V _{IH}
I _{CCE}	Erase Current	_	1,4,6		4	10	mA	WP#/ACC=V _{ACCH}
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer) P Block Erase Suspend	-	1,2,6		10	200	μA	CE#=V _{IH}
I _{ACCS} I _{ACCR}	WP#/ACC Standby of	or Read Current	1,5,6		2	5	μA	WP#/ACC≤V _{CC}
r	WP#/ACC (Page	Buffer) Program	1,4,5,6		2	5	μΑ	WP#/ACC=V _{IL} or V _{IH}
I _{ACCW}	Current		1,4,5,6		10	30	mA	WP#/ACC=V _{ACCH}
L aa=	WP#/ACC Block Er	ase,	1,4,5,6		2	5	μA	WP#/ACC=V _{IL} or V _{IH}
I _{ACCE}	Full Chip Erase Curr	rent	1,4,5,6		5	15	mA	WP#/ACC=V _{ACCH}
Lague	WP#/ACC (Page Bu	ffer) Program	1,5,6		2	5	μA	WP#/ACC=V _{IL} or V _{IH}
I _{ACCWS}	Suspend Current		1,5,6		10	200	μA	WP#/ACC=V _{ACCH}
Lager	WP#/ACC Block	Erase Suspend	1,5,6		2	5	μΑ	WP#/ACC=V _{IL} or V _{IH}
I _{ACCES}	Current	· · ·			10	200	μΑ	WP#/ACC=V _{ACCH}

DC Characteristics (Continued)

$V_{CC}=2.7V-3.6V$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	4	-0.4		0.4	V	
V _{IH}	Input High Voltage	4	2.4		V _{CC} + 0.4	V	
V _{OL}	Output Low Voltage	4,7			0.2	V	V _{CC} =V _{CC} Min., I _{OL} =100µA
V _{OH}	Output High Voltage	4	V _{CC} -0.2			V	V _{CC} =V _{CC} Min., I _{OH} =-100µA
V _{ACCH}	WP#/ACC during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations		11.7	12	12.3	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC}=3.0V and T_A=+25°C unless V_{CC} is specified.

2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block arcses suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW}. If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR}.
The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle

completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.

4. Sampled, not 100% tested.

5. Applying 12V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying 12V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ACC may be connected to 12V±0.3V for a total of 80 hours maximum.

6. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

7. Includes RY/BY#.

1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		60		ns
t _{AVQV}	Address to Output Delay			60	ns
t _{ELQV}	CE# to Output Delay	3		60	ns
t _{APA}	Page Address Access Time			25	ns
t _{GLQV}	OE# to Output Delay	3		20	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t _{ELQX}	CE# to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns
t _{AVEL} , t _{AVGL}	Address Setup to CE#, OE# Going Low for Reading Status Register	4,6	10		ns
$t_{\rm ELAX}, t_{\rm GLAX}$	Address Hold from CE#, OE# Going Low for Reading Status Register	5,6	30		ns
t _{EHEL} , t _{GHGL}	CE#, OE# Pulse Width High for Reading Status Register	6	15		ns


$V_{CC}=2.7V-3.6V, T_{A}=0^{\circ}C \text{ to }+70^{\circ}C$


NOTES:


1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.

 Sampled, not 100% tested.
 OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of CE# without impact to t_{ELQV}.
 Address setup time (t_{AVEL}, t_{AVGL}) is defined from the falling edge of CE# or OE# (whichever goes low last).
 Address hold time (t_{ELAX}, t_{GLAX}) is defined from the falling edge of CE# or OE# (whichever goes low last).
 Specifications t_{AVEL}, t_{AVGL}, t_{ELAX}, t_{GLAX} and t_{EHEL}, t_{GHGL} for read operations apply to only status register read operations.







1.2.5 AC Characteristics - Write $Operations^{(1), (2)}$

$V_{CC}=2.7V-3.6V, T_{A}=0^{\circ}C \text{ to }+70^{\circ}$	С
---	---

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		60		ns
t _{PHWL} (t _{PHEL})	RST# High Recovery to WE# (CE#) Going Low	3	150		ns
$t_{ELWL} (t_{WLEL})$	CE# (WE#) Setup to WE# (CE#) Going Low		0		ns
$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width	4	45		ns
$t_{\rm DVWH} (t_{\rm DVEH})$	Data Setup to WE# (CE#) Going High	7	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to WE# (CE#) Going High	7	45		ns
t _{WHEH} (t _{EHWH})	CE# (WE#) Hold from WE# (CE#) High		0		ns
$t_{WHDX}(t_{EHDX})$	Data Hold from WE# (CE#) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from WE# (CE#) High		0		ns
$t_{WHWL} (t_{EHEL})$	WE# (CE#) Pulse Width High	5	15		ns
t (t)	WP#/ACC High Setup to WE# (CE#) WP#/ACC=VIH	3	0		
t _{SHWH} (t _{SHEH})	Going High WP#/ACC=V _{ACCH}	3	200		ns
t_{WHGL} (t_{EHGL})	Write Recovery before Read		30		ns
t _{QVSL}	WP#/ACC High Hold from Valid SRD, RY/BY# High Z		0		ns
t _{WHR0} (t _{EHR0})	WE# (CE#) High to SR.7 Going "0"			t _{AVQV} +50	ns
t _{WHRL} (t _{EHRL})	WE# (CE#) High to RY/BY# Going Low	3		100	ns

NOTES:

1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.


2. A write operation can be initiated and terminated with either CE# or WE#.


3. Sampled, not 100% tested.

4. Write pulse width (t_{WP}) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of

CE# or WE# (whichever goes high first). Hence, $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$. 5. Write pulse width high (t_{WPH}) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling edge of CE# or WE# (whichever goes low last). Hence, t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}.
t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command=t_{AVQV}+100ns.
Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit

configuration.





Symbol	Parameter		Min.	Max.	Unit
t _{PLPH}	RST# Low to Reset during Read (RST# should be low during power-up.)		100		ns
t _{PLRH}	RST# Low to Reset during Erase or Program			22	μs
t _{2VPH}	V _{CC} 2.7V to RST# High		100		ns
t _{VHQV}	V _{CC} 2.7V to Output Delay			1	ms

NOTES:

A reset time, t_{PHQV}, is required from the later of SR.7 (RY/BY#) going "1" (High Z) or RST# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t_{PHQV}.
 t_{PLPH} is <100ns the device may still reset but this is not guaranteed.

3. Sampled, not 100% tested.

4. If RST# asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.

5. When the device power-up, holding RST# low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.

1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance⁽³⁾

			Page Buffer	1		or V	WP#		7	
Symbol	Parameter		Command is	WP#/ACC=V _{IL} or V _{IH} (In System)		WP#/ACC=V _{ACCH} (In Manufacturing)			Unit	
			Used or not Used	Min.	Typ. ⁽¹⁾	Max. ⁽²⁾	Min.	Typ. ⁽¹⁾	Max. ⁽²⁾	
t _{WPB}	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	S
WPB	Program Time	2	Used		0.03	0.12		0.02	0.06	S
tun m	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1.0	S
t _{WMB}	Program Time	2	Used		0.24	1.0		0.17	0.5	S
t _{WHQV1} /	Word Program Time	2	Not Used		11	200		9	185	μs
t _{EHQV1}	word riogram rime	2	Used		7	100		5	90	μs
t _{WHOV1} / t _{EHOV1}	OTP Program Time	2	Not Used		36	400		27	185	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	S
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	S
	Full Chip Erase Time	2			40	350		33	350	s
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

 V_{CC} =2.7V-3.6V, T_A =0°C to +70°C

NOTES:

1. Typical values measured at V_{CC} =3.0V, WP#/ACC=3.0V or 12V, and T_A =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1" or RY/BY# going High Z.

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.

2 Related Document Information⁽¹⁾

Document No.	Document Name
FUM00701	LH28F320BF series Appendix

NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

LH28F320BFXX-XXXXXX Flash MEMORY ERRATA

1. AC Characteristics

PROBLEM

The table below summarizes the AC characteristics.

AC Characteristics - Write Operations

Page	Symbol	Parameter	Min.	Max.	Unit	
25	t _{AVAV}	Write Cycle Time		75		ns
25	$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width	t _{AVAV} =75ns	50		ns
25	$t_{WHWL} (t_{EHEL})$	WE# (CE#) Pulse Width High	25		ns	

V_{CC}=2.7V-3.6V

WORKAROUND

System designers should consider these specifications.


STATUS


This is intended to be fixed in future devices.

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.





For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time

Symbol	Parameter		Min.	Max.	Unit
t _{VR}	V _{CC} Rise Time		0.5	30000	μs/V
t _R	Input Signal Rise Time			1	μs/V
t _F	Input Signal Fall Time			1	μs/V

NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).

A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

A-3 STATUS REGISTER READ OPERATIONS

If AC timing for reading the status register described in specifications is not satisfied, a system processor can check the status register bit SR.15 instead of SR.7 to determine when the erase or program operation has been completed.

	NOTES:
SR.15 = WRITE STATE MACHINE STATUS: (DQ ₁₅) 1 = Ready in All Partitions 0 = Busy in Any Partition	SR.15 indicates the status of WSM (Write State Machine). If SR.15="0", erase or program operation is in progress in any partition.
 SR.7 = WRITE STATE MACHINE STATUS FOR EACH PARTITION: (DQ₇) 1 = Ready in the Addressed Partition 0 = Busy in the Addressed Partition 	SR.7 indicates the status of the partition. If SR.7="0", erase or program operation is in progress in the addressed partition. Even if the SR.7 is "1", the WSM may be occupied by the other partition.

Table A-3-1. Status Register Definition (SR.15 and SR.7)

