

# GENERAL DESCRIPTION



The ICS83948I is a low skew, 1-to-12 Differential-to-LVCMOS Fanout Buffer and a member of the HiPerClock5™ family of High Performance Clock Solutions from ICS. The ICS83948I has two selectable clock inputs. The CLK, nCLK


pair can accept most standard differential input levels. The LVCMOS\_CLK can accept LVCMOS or LVTTL input levels. The low impedance LVCMOS outputs are designed to drive  $50\Omega$  series or parallel terminated transmission lines. The effective fanout can be increased from 12 to 24 by utilizing the ability of the outputs to drive two series terminated lines.

The ICS83948I is characterized at 3.3V core/3.3V output. Guaranteed output and part-to-part skew characteristics make the ICS83948I ideal for those clock distribution applications demanding well defined performance and repeatability.


# **F**EATURES

- Twelve LVCMOS outputs
- Selectable LVCMOS clock or differential CLK, nCLK inputs
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- LVCMOS\_CLK accepts the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 250MHz
- Output skew: 350ps (maximum)
- Part to part skew: 1.5ns (maximum)
- 3.3V core, 3.3V output
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS-compliant packages

# **BLOCK DIAGRAM**



# PIN ASSIGNMENT



**32-Lead LQFP**7mm x 7mm x 1.4mm package body **Y Package**Top View

# TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1	CLK_SEL	Input	Pullup	Clock select input. Selects LVCMOS clock input when HIGH. Selects CLK, nCLK inputs when LOW. LVCMOS / LVTTL interface levels.
2	LVCMOS_CLK	Input	Pullup	Clock input. LVCMOS / LVTTL interface levels.
3	CLK	Input	Pullup	Non-inverting differential clock input.
4	nCLK	Input	Pulldown	Inverting differential clock input.
5	CLK_EN	Input	Pullup	Clock enable. LVCMOS / LVTTL interface levels.
6	OE	Input	Pullup	Output enable. LVCMOS / LVTTL interface levels.
7	V <sub>DD</sub>	Power		Positive supply pin.
8, 12, 16, 20, 24, 28, 32	GND	Power		Power supply ground.
9, 11, 13, 15, 17, 19, 21, 23 25, 27, 29, 31	Q11, Q10, Q9, Q8, Q7, Q6, Q5, Q4, Q3, Q2, Q1, Q0	Output		Clock outputs. LVCMOS / LVTTL interface levels.
10, 14, 18, 22, 26, 30	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter Test Conditions		Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)			25		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>OUT</sub>	Output Impedance		·	7		Ω

# TABLE 3A. CLOCK SELECT FUNCTION TABLE

Control Input	Clock		
CLK_SEL	CLK, nCLK	LVCMOS_CLK	
0	Selected	De-selected	
1	De-selected	Selected	

# TABLE 3B. CLOCK INPUT FUNCTION TABLE

		Inputs		Outputs		
CLK_SEL	LVCMOS_CLK	CLK	nCLK	Q0:Q12	Input to Output Mode	Polarity
0	_	0	1	LOW	Differential to Single Ended	Non Inverting
0	_	1	0	HIGH	Differential to Single Ended	Non Inverting
0	_	0	Biased; NOTE 1	LOW	Single Ended to Single Ended	Non Inverting
0	_	1	Biased; NOTE 1	HIGH	Single Ended to Single Ended	Non Inverting
0	_	Biased; NOTE 1	0	HIGH	Single Ended to Single Ended	Inverting
0	_	Biased; NOTE 1	1	LOW	Single Ended to Single Ended	Inverting
1	0	_	_	LOW	Single Ended to Single Ended	Non Inverting
1	1	_	_	HIGH	Single Ended to Single Ended	Non Inverting

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".

# ICS83948I

# Low Skew, 1-to-12 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{I}$  -0.5 V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance, θ<sub>1Δ</sub> 47.9°C/W (0 Ifpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3 V \pm 0.3 V$ ,  $T_A = -40^{\circ}$  to  $85^{\circ}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.0	3.3	3.6	V
V <sub>DDO</sub>	Output Supply Voltage		3.0	3.3	3.6	V
I <sub>DD</sub>	Power Supply Current				55	mA

Table 4B. DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$ , Ta = -40° to  $85^{\circ}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage		2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage		-0.3		0.8	V
V <sub>PP</sub>	Peak-to-Peak Input Voltage		0.15		1.3	V
V <sub>CMR</sub>	Input Common Mode Voltage; NOTE 1, 2		GND + 0.5		V <sub>DD</sub> - 0.85	V
I <sub>IN</sub>	Input Current				±100	μΑ
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -20mA	2.5			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 20mA			0.4	V

NOTE 1: For single ended applications, the maximum input voltage for CLK, nCLK is V<sub>DD</sub> + 0.3V.

NOTE 2: Common mode voltage is defined as V<sub>III</sub>.

# ICS83948I

# Low Skew, 1-TO-12 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER

Table 5. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3 V \pm 0.3 V$ ,  $T_A = -40^{\circ}$  to  $85^{\circ}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency					250	MHz
	Propagation Delay	CLK, nCLK; NOTE 1A	f ≤ 150MHz	2.25		3.75	ns
t <sub>PD</sub>	Fropagation Delay	LVCMOS_CLK; NOTE 1B	f ≤ 150MHz	2		4	ns
tsk(o)	Output Skew; NOTE 2, 6		Measured on rising edge @V <sub>DDO</sub> /2			350	ps
<i>t</i> sk(pp)	Part-to-Part Skew;	CLK, nCLK	Measured on			1.5	ns
ιδκ(μμ)	NOTE 3, 6	LVCMOS_CLK	rising edge @V <sub>DDO</sub> /2			2	ns
t <sub>R</sub>	Output Rise Time		0.8V to 2V	0.2		1.0	ns
t <sub>F</sub>	Output Fall Time		0.8V to 2V	0.2		1.0	ns
t <sub>PW</sub>	Output Pulse Width		f < 150MHz	tCycle/2 - 800		tCycle/2 + 800	ps
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Disable Time	e; NOTE 4				11	ns
$t_{PLZ}, t_{PHZ}$	Output Enable Time	; NOTE 4				11	ns
	Clock Enable	CLK_EN to CLK, nCLK		1			ns
t <sub>s</sub>	Setup Time; NOTE 5	CLK_EN to LVCMOS_CLK		0			ns
+	Clock Enable	CLK, nCLK to CLK_EN		1			ns
t <sub>H</sub>	Hold Time; NOTE 5	LVCMOS_CLK to CLK_EN		1			ns

NOTE 1A: Measured from the differential input crossing point to  $V_{\rm DDO}/2$  of the output. NOTE 1B: Measured from the  $V_{\rm DD}/2$  or crosspoint of the input to  $V_{\rm DDO}/2$  of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDO</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V<sub>nno</sub>/2.


NOTE 4: These parameters are guaranteed by characterization. Not tested in production.


NOTE 5: Setup and Hold times are relative to the rising edge of the input clock.

NOTE 6: This parameter is defined in accordance with JEDEC Standard 65.





# PARAMETER MEASUREMENT INFORMATION






# 3.3V OUTPUT LOAD AC TEST CIRCUIT






PART 2  $V_{DDO}$   $Qy \qquad V_{DDO}$   $t \neq tsk(pp)$ 

## **OUTPUT SKEW**




## PART-TO-PART SKEW

DIFFERENTIAL INPUT LEVEL



## **OUTPUT RISE/FALL TIME**



### PROPAGATION DELAY




# **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



## RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

### **CLK INPUT:**

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the CLK input to ground.

#### **CLK/nCLK INPUT:**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

# OUTPUTS:

# LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. We recommend that there is no trace attached.



# RELIABILITY INFORMATION

# Table 6. $\theta_{\rm JA} {\rm vs.}$ Air Flow Table for 32 Lead LQFP

# $\theta_{JA}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

# TRANSISTOR COUNT

The transistor count for ICS83948I is: 1040 Pin compatible with the MPC948/948L



## PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 7. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS					
OVMPOL	ВВА				
SYMBOL	MINIMUM	NOMINAL	MAXIMUM		
N		32			
Α			1.60		
A1	0.05		0.15		
A2	1.35	1.40	1.45		
b	0.30	0.37	0.45		
c	0.09		0.20		
D		9.00 BASIC			
D1		7.00 BASIC			
D2		5.60 Ref.			
E		9.00 BASIC			
E1		7.00 BASIC			
E2		5.60 Ref.			
е		0.80 BASIC			
L	0.45	0.60	0.75		
θ	0°		7°		
ссс			0.10		

REFERENCE DOCUMENT: JEDEC Publication 95, MS-026



# **ICS83948I** Low Skew, 1-to-12 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER

#### TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS83948AYI	ICS83948AYI	32 Lead LQFP	tray	0°C to 70°C
ICS83948AYIT	ICS83948AYI	32 Lead LQFP	1000 tape & reel	0°C to 70°C
ICS83948AYILF	ICS83948AYIL	32 Lead "Lead-Free" LQFP	tray	0°C to 70°C
ICS83948AYILFT	ICS83948AYIL	32 Lead "Lead-Free" LQFP	1000 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



# ICS83948I Low Skew, 1-to-12 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER

REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date		
В	T5	4	AC Characteristics table - $t_{LZ}$ , $t_{HZ}$ row changed symbol to read $t_{PLZ}$ , $t_{PHZ}$ and changed Parameter to read Output Enable Time. Added rows: $t_{S}$ "Clock Enable Setup Time" and $t_{H}$ "Clock Enable Hold Time".	05/20/02		
В	T5	4	AC Characteristics table, $t_s$ and $t_H$ rows - replaced SYNC_OE with CLK_EN. Added an extra note to Propagation Delay row.	6/26/02		
В	T5	4	AC Characteristics table, f <sub>MAX</sub> row corrected typo error of 150MHz to 250MHz.	8/8/02		
В	T5	4	AC Characteristics table - tPW row, added f< 150MHz for tPW Test Conditions.	11/11/02		
		1	Features Section - added Lead-Free bullet.			
C	T2	2	Pin Characteristics Table - changed C <sub>IN</sub> from 4pF max. to 4pF typical.	10/15/05		
	6 Added Recommendations for Unused Output Pins.		12/15/05			
	Т8	9	Ordering Information Table - added Lead-Free part number, marking and note.			