August 2006

6 **D1**

4 **S2**

5 **G2**

FDMA1027P Dual P-Channel PowerTrench[®] MOSFET



SEMICONDUCTOR

FDMA1027P

Dual P-Channel PowerTrench[®] MOSFET

General Description

This device is designed specifically as a single package solution for the battery charge switch in cellular handset and other ultra-portable applications. It features two independent P-Channel MOSFETs with low on-state resistance for minimum conduction losses. When connected in the typical common source configuration, bi-directional current flow is possible.

The MicroFET 2x2 package offers exceptional thermal performance for it's physical size and is well suited to linear mode applications.



Features

■ -3.0 A, -20V. $R_{DS(ON)} = 120 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$

 $R_{DS(ON)} = 160 \text{ m}\Omega @ V_{GS} = -2.5 \text{ V}$

 $R_{DS(ON)} = 240 \text{ m}\Omega \text{ @ } V_{GS} = -1.8 \text{ V}$

- Low Profile 0.8 mm maximun in the new package MicroFET 2x2 mm
- RoHS Compliant

PIN S1 G1 D2 G1 2 D1 G2 S2 S1 1 D1 G2 S2

Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units		
V _{DSS}	MOSFET Drain-Source Voltage		-20	V	
V _{GSS}	MOSFET Gate-Source Voltage		±8	V	
	Drain Current -Continuous	(Note 1a)	-2.2		
D	-Pulsed		-6	- A	
D	Power dissipation for Single Operation	(Note 1a)	1.4	10/	
P _D	Power dissipation for Single Operation (Note 1b)		0.7	w	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C	


Thermal Characteristics


R_{\thetaJA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	86 (Single Operation)	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	173 (Single Operation)	°C/W
R_{\thetaJA}	Thermal Resistance, Junction-to-Ambient		69 (Dual Operation)	0,00
R_{\thetaJA}	Thermal Resistance, Junction-to-Ambient		151 (Dual Operation)	


Package Marking and Ordering Information


Device Marking	Device	Reel Size	Tape Width	Quantity
027	FDMA1027P	7inch	8mm	3000 units

	Parameter	Test Conditions	Min	Тур	Max	Units	
Off Chara	cteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = -250\mu A$	-20	-	-	V	
ΔBV _{DSS} ΔT,		I _D = -250μA, Referenced to 25°C	-	-12	-	mV/°C	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -16V, V _{GS} = 0V	-	-	-1	μA	
I _{GSS}		$V_{GS} = \pm 8V, V_{DS} = 0V$	-	-	±100	nA	
On Chara	cteristics (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.4	-0.7	-1.3	V	
$\Delta V_{GS(th)}$		$I_{\rm D} = -250 \mu {\rm A},$	-	2	-	mV/°C	
ΔT_{J}	Temperature Coefficient	Referenced to 25°C	-	2	-	mv/ C	
		V _{GS} = -4.5V, I _D = -3.0A	-	90	120		
_		V _{GS} = -2.5V, I _D = -2.5A	-	120	160		
R _{DS(ON)}		$V_{GS} = -1.8V, I_D = -1.0A$	-	172	240	mΩ	
		$V_{GS} = -4.5V, I_D = -3.0A$ $T_J = 125^{\circ}C$	-	118	160		
I _{D(on)}		$V_{GS} = -4.5V, V_{DS} = -5V$	-20	-	-	A	
9 _{FS}	Forward Transconductance	$V_{DS} = -5V, I_{D} = -3.0A$	-	7	-	S	
Dynamic	Characteristics						
C _{iss}	Input Capacitance		-	435	-	pF	
		V _{DS} = -10V, V _{GS} = 0V,		80	_	pF	
	Output Capacitance		-	00		P	
C _{oss}	Output Capacitance Reverse Transfer Capacitance	f = 1.0MHz	-	45	-	pF	
C _{oss} C _{rss}	Output Capacitance		-		-		
C _{oss} C _{rss} Switching	Reverse Transfer Capacitance		-		-		
C _{oss} C _{rss}	Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time	f = 1.0MHz V _{DD} = -10V, I _D = -1A	-	45	- 18 19	pF	
C _{oss} C _{rss} Switching t _{d(on)}	Output Capacitance Reverse Transfer Capacitance Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	f = 1.0MHz		45 9 11 15	-	pF ns	
C _{oss} C _{rss} Switching t _{d(on)} t _r t _{d(off)}	Output Capacitance Reverse Transfer Capacitance y Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	f = 1.0MHz V _{DD} = -10V, I _D = -1A	-	45 9 11 15 6	19 27 12	pF ns ns ns ns	
C _{oss} C _{rss} Switching t _{d(on)} t _r t _{d(off)} t _f Q _g	Output Capacitance Reverse Transfer Capacitance Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	f = 1.0MHz V _{DD} = -10V, I _D = -1A V _{GS} = -4.5V, R _{GEN} = 6Ω		45 9 11 15 6 4	19 27 12 6	pF ns ns ns ns nC	
C _{oss} C _{rss} Switching t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs}	Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	f = 1.0MHz V _{DD} = -10V, I _D = -1A	- - - -	45 9 11 15 6 4 0.8	19 27 12 6 -	ns ns ns nC nC	
C _{oss} C _{rss} Switching t _{d(on)} t _r t _{d(off)} t _f Q _g	Output Capacitance Reverse Transfer Capacitance Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	$f = 1.0MHz$ $V_{DD} = -10V, I_D = -1A$ $V_{GS} = -4.5V, R_{GEN} = 6\Omega$ $V_{DS} = -10V, I_D = -3.0A,$		45 9 11 15 6 4	19 27 12 6	pF ns ns ns ns nC	
C _{oss} C _{rss} Switching t _{d(on)} t _r Q _g Q _{gs} Q _{gd}	Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	$f = 1.0MHz$ $V_{DD} = -10V, I_D = -1A$ $V_{GS} = -4.5V, R_{GEN} = 6\Omega$ $V_{DS} = -10V, I_D = -3.0A,$ $V_{GS} = -4.5V$	- - - -	45 9 11 15 6 4 0.8	19 27 12 6 -	ns ns ns nC nC	
C _{oss} C _{rss} Switching t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs} Q _{gd} Drain-Sou	Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$f = 1.0MHz$ $V_{DD} = -10V, I_{D} = -1A$ $V_{GS} = -4.5V, R_{GEN} = 6\Omega$ $V_{DS} = -10V, I_{D} = -3.0A,$ $V_{GS} = -4.5V$ Maximum Ratings	- - - -	45 9 11 15 6 4 0.8	19 27 12 6 -	ns ns ns nC nC	
$\frac{C_{oss}}{C_{rss}}$ Switching $\frac{t_{d(on)}}{t_r}$ $\frac{t_{d(off)}}{t_f}$ Q_g Q_{gs} Q_{gd} Drain-Sou	Output Capacitance Reverse Transfer Capacitance Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$f = 1.0MHz$ $V_{DD} = -10V, I_{D} = -1A$ $V_{GS} = -4.5V, R_{GEN} = 6\Omega$ $V_{DS} = -10V, I_{D} = -3.0A,$ $V_{GS} = -4.5V$ Maximum Ratings	- - - - -	45 9 11 15 6 4 0.8 0.9	19 27 12 6 - -	pF ns ns nC nC nC	
C _{oss} C _{rss} Switching t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs} Q _{gd}	Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn-On Delay Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge urce Diode Characteristics and M Maximum Continuous Drain-Source Diode Drain-Source Diode Forward Voltage	$f = 1.0MHz$ $V_{DD} = -10V, I_D = -1A$ $V_{GS} = -4.5V, R_{GEN} = 6\Omega$ $V_{DS} = -10V, I_D = -3.0A,$ $V_{GS} = -4.5V$ Maximum Ratings e Forward Current	- - - - - - -	45 9 11 15 6 4 0.8 0.9	19 27 12 6 - -	pF ns ns nC nC nC	









ntended to be an ex	haustive list of all such tra	demarks.		
ACEx™	FACT™	i-Lo™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ImpliedDisconnect [™]	POP™	Stealth™
Bottomless™	FAST [®]	IntelliMAX™	Power247™	SuperFET™
Build it Now™	FASTr™	ISOPLANAR™	PowerEdge™	SuperSOT™-3
CoolFET™	FPS™	LittleFET™	PowerSaver™	SuperSOT™-6
CROSSVOLT™	FRFET™	MICROCOUPLER™	PowerTrench [®]	SuperSOT™-8
DOME™	GlobalOptoisolator™	MicroFET™	QFET [®]	SyncFET™
EcoSPARK™	GTO™	MicroPak™	QS™	TinyLogic [®]
E ² CMOS™	HiSeC™	MICROWIRE™	QT Optoelectronics [™]	TINYOPTO™
EnSigna™	I ² C™	MSX™	Quiet Series™	TruTranslation™
		MSXPro™	RapidConfigure™	UHC™
Across the board. Around the world.™		OCX™	RapidConnect™	UltraFET [®]
The Power Franchise [®]		OCXPro™	µSerDes™	UniFET™
Programmable A	ctive Droop™	OPTOLOGIC [®]	SILENT SWITCHER®	VCX™
-	•	OPTOPLANAR™	SMART START™	Wire™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor The datasheet is printed for reference information only

PRODUCT STATUS DEFINITIONS

FDMA1027P Rev. D (W)