

**NOT RECOMMENDED FOR NEW DESIGNS  
PIN COMPATIBLE REPLACEMENT IS  
ISL97516**


**600kHz/1.2MHz PWM Step-Up Regulator**

The EL7516 is a high frequency, high efficiency step-up voltage regulator operated at constant frequency PWM mode. With an internal 1.5A, 200mΩ MOSFET, it can deliver up to 600mA output current at over 90% efficiency. The selectable 600kHz and 1.2MHz allows smaller inductors and faster transient response. An external compensation pin gives the user greater flexibility in setting frequency compensation allowing the use of low ESR Ceramic output capacitors.

When shut down, it draws < 10µA of current and can operate down to 2.5V input supply. These features along with 1.2MHz switching frequency makes it an ideal device for portable equipment and TFT-LCD displays.

The EL7516 is available in an 8-pin MSOP package with a maximum height of 1.1mm. The device is specified for operation over the full -40°C to +85°C temperature range.

**Pinout**



**Features**

- >90% efficiency
- 1.6A, 200mΩ power MOSFET
- $V_{IN} > 2.5V$
- 600kHz/1.2MHz switching frequency selection
- Adjustable soft-start
- Internal thermal protection
- 1.1mm max height 8-pin MSOP package
- Pb-free plus anneal available (RoHS compliant)

**Applications**

- TFT-LCD displays
- DSL modems
- PCMCIA cards
- Digital cameras
- GSM/CDMA phones
- Portable equipment
- Handheld devices

**Ordering Information**

PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #
EL7516IY	f	-	8 Ld MSOP	MDP0043
EL7516IY-T7	f	7"	8 Ld MSOP	MDP0043
EL7516IY-T13	f	13"	8 Ld MSOP	MDP0043
EL7516IYZ (Note)	BARAA	-	8 Ld MSOP (Pb-Free)	MDP0043
EL7516IYZ-T7 (Note)	BARAA	7"	8 Ld MSOP (Pb-Free)	MDP0043
EL7516IYZ-T13 (Note)	BARAA	13"	8 Ld MSOP (Pb-Free)	MDP0043

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

**Absolute Maximum Ratings** ( $T_A = 25^\circ\text{C}$ )

LX to GND . . . . .	18V	Storage Temperature . . . . .	-65°C to +150°C
V <sub>DD</sub> to GND . . . . .	6.5V	Operating Ambient Temperature . . . . .	-40°C to +85°C
COMP, FB, SHDN, SS, FSEL to GND . . . . .	-0.3V to (V <sub>DD</sub> +0.3V)	Operating Junction Temperature . . . . .	+135°C


CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$

**Electrical Specifications**  $V_{IN} = 3.3\text{V}$ ,  $V_{OUT} = 12\text{V}$ ,  $I_{OUT} = 0\text{mA}$ ,  $F_{SEL} = \text{GND}$ ,  $T_A = 25^\circ\text{C}$  unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
IQ1	Quiescent Current - Shut-down	$\overline{\text{SHDN}} = 0\text{V}$		0.6	10	$\mu\text{A}$
IQ2	Quiescent Current - Not Switching	$\overline{\text{SHDN}} = V_{DD}$ , $\text{FB} = 1.3\text{V}$		0.7		mA
IQ3	Quiescent Current - Switching	$\overline{\text{SHDN}} = V_{DD}$ , $\text{FB} = 1.0\text{V}$		1.3	2	mA
V <sub>FB</sub>	Feedback Voltage		1.272	1.294	1.309	V
I <sub>B-FB</sub>	Feedback Input Bias Current			0.01	0.5	$\mu\text{A}$
V <sub>DD</sub>	Start-Up Input Voltage Range		2.6		5.5	V
D <sub>MAX</sub> -600kHz	Maximum Duty Cycle	$F_{SEL} = 0\text{V}$	84	90		%
D <sub>MAX</sub> -1.2MHz	Maximum Duty Cycle	$F_{SEL} = V_{DD}$	84	90		%
I <sub>LIM</sub>	Current Limit - Max Peak Input Current		1.3	1.5		A
I <sub>SHDN</sub>	Shut-down Input Bias Current	$\overline{\text{SHDN}} = 0\text{V}$		0.01	0.1	$\mu\text{A}$
R <sub>DS-ON</sub>	Switch ON Resistance	$V_{DD} = 2.7\text{V}$ , $I_{LX} = 1\text{A}$		0.2		$\Omega$
I <sub>LX-LEAK</sub>	Switch Leakage Current	$V_{SW} = 18\text{V}$		0.01	3	$\mu\text{A}$
$\Delta V_{OUT}/\Delta V_{IN}$	Line Regulation	$3\text{V} < V_{IN} < 5.5\text{V}$ , $V_{OUT} = 12\text{V}$		0.1		%
$\Delta V_{OUT}/\Delta I_{OUT}$	Load Regulation	$V_{IN} = 3.3\text{V}$ , $V_{OUT} = 12\text{V}$ , $I_O = 30\text{mA}$ to $200\text{mA}$		6.7		mV/A
F <sub>OSC1</sub>	Switching Frequency Accuracy	$F_{SEL} = 0\text{V}$	500	620	740	kHz
F <sub>OSC2</sub>	Switching Frequency Accuracy	$F_{SEL} = V_{DD}$	1000	1250	1500	kHz
V <sub>IL</sub>	$\overline{\text{SHDN}}$ , FSEL Input Low Level				0.5	V
V <sub>IH</sub>	$\overline{\text{SHDN}}$ , FSEL Input High Level		2.7			V
V <sub>IL</sub>	$\overline{\text{SHDN}}$ , Input Low Level	5V Input Supply			1.25	V
V <sub>IH</sub>	$\overline{\text{SHDN}}$ , Input High Level	5V Input Supply	4.5			V
G <sub>M</sub>	Error Amp Transconductance	$\Delta I = 5\mu\text{A}$	90	130	170	$1\mu/\Omega$
A <sub>V</sub>	Voltage Gain			350		V/V
V <sub>DD-ON</sub>	V <sub>DD</sub> UVLO On Threshold		2.40	2.51	2.60	V
V <sub>DD-OFF</sub>	V <sub>DD</sub> UVLO Off Threshold		2.20	2.30	2.40	V
I <sub>SS</sub>	Soft-start Charge Current		4	6	8	$\mu\text{A}$
R <sub>CS</sub>	Current Sense Transresistance			0.08		V/A
OTP	Over Temperature Protection			130		°C


Block Diagram



Pin Descriptions

PIN NUMBER	PIN NAME	DESCRIPTION
1	COMP	Compensation pin. Output of the internal error amplifier. Capacitor and resistor from COMP pin to ground.
2	FB	Voltage feedback pin. Internal reference is 1.294V nominal. Connect a resistor divider from $V_{OUT}$ . $V_{OUT} = 1.294V (1 + R_1 / R_2)$ . See Typical Application Circuit.
3	$\overline{\text{SHDN}}$	Shutdown control pin. Pull $\overline{\text{SHDN}}$ low to turn off the device.
4	GND	Analog and power ground.
5	LX	Power switch pin. Connected to the drain of the internal power MOSFET.
6	VDD	Analog power supply input pin.
7	FSEL	Frequency select pin. When FSEL is set low, switching frequency is set to 620kHz. When connected to high or $V_{DD}$ , switching frequency is set to 1.25MHz.
8	SS	Soft-start control pin. Connect a capacitor to control the converter start-up.

Typical Application Circuit



Typical Performance Curves




FIGURE 1. EFFICIENCY - 3.3V  $V_{IN}$  TO 12V  $V_{OUT}$  @ 1.3MHz




FIGURE 2. LOAD REGULATION - 3.3V  $V_{IN}$  TO 12V  $V_{OUT}$  @ 1.3MHz




FIGURE 3. EFFICIENCY - 3.3V  $V_{IN}$  TO 12V  $V_{OUT}$  @ 620kHz




FIGURE 4. LOAD REGULATION - 3.3V  $V_{IN}$  TO 12V  $V_{OUT}$  @ 620kHz




FIGURE 5. EFFICIENCY - 3.3V  $V_{IN}$  TO 9V  $V_{OUT}$  @ 1.2MHz




FIGURE 6. LOAD REGULATION - 3.3V  $V_{IN}$  TO 9V  $V_{OUT}$  @ 1.2MHz

Typical Performance Curves (Continued)




FIGURE 7. EFFICIENCY - 3.3V  $V_{IN}$  TO 9V  $V_{OUT}$  @ 600kHz




FIGURE 8. LOAD REGULATION - 3.3V  $V_{IN}$  TO 9V  $V_{OUT}$  @ 600kHz




FIGURE 9. EFFICIENCY - 5V  $V_{IN}$  TO 12V  $V_{OUT}$  @ 1.2MHz




FIGURE 10. LOAD REGULATION - 5V  $V_{IN}$  TO 12V  $V_{OUT}$  @ 1.2MHz




FIGURE 11. EFFICIENCY - 5V  $V_{IN}$  TO 12V  $V_{OUT}$  @ 600kHz




FIGURE 12. LOAD REGULATION - 5V  $V_{IN}$  TO 12V  $V_{OUT}$  @ 600kHz

Typical Performance Curves (Continued)




FIGURE 13. EFFICIENCY - 5V VIN TO 9V VOUT @ 1.2MHz




FIGURE 14. LOAD REGULATION - 5V VIN TO 9V VOUT @ 1.2MHz




FIGURE 15. LINE REGULATION




FIGURE 16. LINE REGULATION




FIGURE 17. EFFICIENCY vs IOUT - 3.3V TO 8V




FIGURE 18. LOAD REGULATION - 3.3V TO 8V

Typical Performance Curves (Continued)




FIGURE 19. EFFICIENCY vs I<sub>OUT</sub>




FIGURE 20. FREQUENCY (1.2MHz) vs V<sub>IN</sub>




FIGURE 21. FREQUENCY (600kHz) vs V<sub>IN</sub>




FIGURE 22. EFFICIENCY - 5V V<sub>IN</sub> TO 9V V<sub>OUT</sub> @ 600kHz




FIGURE 23. LOAD REGULATION - 5V V<sub>IN</sub> TO 9V V<sub>OUT</sub> @ 600kHz




FIGURE 24. TRANSIENT REPOSE - 600kHz

Typical Performance Curves (Continued)




FIGURE 25. TRANSIENT RESPONSE - 1.2MHz




FIGURE 26. TYPICAL SHDN INPUT LEVEL vs  $V_{IN}$




FIGURE 27. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 28. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

Applications Information

The EL7516 is a high frequency, high efficiency boost regulator operated at constant frequency PWM mode. The boost converter stores energy from an input voltage source and deliver it to a higher output voltage. The input voltage range is 2.5V to 5.5V and output voltage range is 5V to 18V. The switching frequency is selectable between 600KHz and 1.2MHz allowing smaller inductors and faster transient response. An external compensation pin gives the user greater flexibility in setting output transient response and tighter load regulation. The converter soft-start characteristic can also be controlled by external  $C_{SS}$  capacitor. The SHDN pin allows the user to completely shut-down the device.

Boost Converter Operations

Figure 28 shows a boost converter with all the key components. In steady state operating and continuous conduction mode where the inductor current is continuous,

the boost converter operates in two cycles. During the first cycle, as shown in Figure 29, the internal power FET turns on and the Schottky diode is reverse biased and cuts off the current flow to the output. The output current is supplied from the output capacitor. The voltage across the inductor is  $V_{IN}$  and the inductor current ramps up in a rate of  $V_{IN} / L$ ,  $L$  is the inductance. The inductance is magnetized and energy is stored in the inductor. The change in inductor current is:

$$\Delta I_{L1} = \Delta T1 \times \frac{V_{IN}}{L}$$

$$\Delta T1 = \frac{D}{F_{SW}}$$

D = Duty Cycle

$$\Delta V_O = \frac{I_{OUT}}{C_{OUT}} \times \Delta T_1$$



During the second cycle, the power FET turns off and the Schottky diode is forward biased, Figure 30. The energy stored in the inductor is pumped to the output supplying output current and charging the output capacitor. The Schottky diode side of the inductor is clamp to a Schottky diode above the output voltage. So the voltage drop across the inductor is  $V_{IN} - V_{OUT}$ . The change in inductor current during the second cycle is:

$$\Delta I_L = \Delta T_2 \times \frac{V_{IN} - V_{OUT}}{L}$$

$$\Delta T_2 = \frac{1 - D}{F_{SW}}$$

For stable operation, the same amount of energy stored in the inductor must be taken out. The change in inductor current during the two cycles must be the same.

$$\Delta I_1 + \Delta I_2 = 0$$

$$\frac{D}{F_{SW}} \times \frac{V_{IN}}{L} + \frac{1 - D}{F_{SW}} \times \frac{V_{IN} - V_{OUT}}{L} = 0$$

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{1 - D}$$




FIGURE 29. BOOST CONVERTER




FIGURE 30. BOOST CONVERTER - CYCLE 1, POWER SWITCH CLOSED




FIGURE 31. BOOST CONVERTER - CYCLE 2, POWER SWITCH OPEN

**Output Voltage**

An external feedback resistor divider is required to divide the output voltage down to the nominal 1.294V reference voltage. The current drawn by the resistor network should be limited to maintain the overall converter efficiency. The maximum value of the resistor network is limited by the feedback input bias current and the potential for noise being coupled into the feedback pin. A resistor network less than 100K is recommended. The boost converter output voltage is determined by the relationship:

$$V_{OUT} = V_{FB} \times \left( 1 + \frac{R_1}{R_2} \right)$$

The nominal VFB voltage is 1.294V.

**Inductor Selection**

The inductor selection determines the output ripple voltage, transient response, output current capability, and efficiency. Its selection depends on the input voltage, output voltage, switching frequency, and maximum output current. For most applications, the inductance should be in the range of 2μH to 33μH. The inductor maximum DC current specification must be greater than the peak inductor current required by the regulator. The peak inductor current can be calculated:

$$I_{L(PEAK)} = \frac{I_{OUT} \times V_{OUT}}{V_{IN}} + 1/2 \times \frac{V_{IN} \times (V_{OUT} - V_{IN})}{L \times V_{OUT} \times FREQ}$$

**Output Capacitor**

Low ESR capacitors should be used to minimized the output voltage ripple. Multilayer ceramic capacitors (X5R and X7R) are preferred for the output capacitors because of their lower ESR and small packages. Tantalum capacitors with higher ESR can also be used. The output ripple can be calculated as:

$$\Delta V_O = \frac{I_{OUT} \times D}{F_{SW} \times C_O} + I_{OUT} \times ESR$$

For noise sensitive application, a 0.1μF placed in parallel with the larger output capacitor is recommended to reduce the switching noise coupled from the LX switching node.

**Schottky Diode**

In selecting the Schottky diode, the reverse break down voltage, forward current and forward voltage drop must be considered for optimum converter performance. The diode must be rated to handle 1.5A, the current limit of the EL7516. The breakdown voltage must exceed the maximum output voltage. Low forward voltage drop, low leakage current, and fast reverse recovery will help the converter to achieve the maximum efficiency.

**Input Capacitor**

The value of the input capacitor depends the input and output voltages, the maximum output current, the inductor value and the noise allowed to put back on the input line. For most applications, a minimum 10µF is required. For applications that run close to the maximum output current limit, input capacitor in the range of 22µF to 47µF is recommended.

The EL7516 is powered from the  $V_{IN}$ . To. High frequency 0.1µF by-pass cap is recommended to be close to the  $V_{IN}$  pin to reduce supply line noise and ensure stable operation.

**Loop Compensation**

The EL7516 incorporates an transconductance amplifier in its feedback path to allow the user some adjustment on the transient response and better regulation. The EL7516 uses current mode control architecture which has a fast current sense loop and a slow voltage feedback loop. The fast current feedback loop does not require any compensation. The slow voltage loop must be compensated for stable operation. The compensation network is a series RC network from COMP pin to ground. The resistor sets the high frequency integrator gain for fast transient response and the capacitor sets the integrator zero to ensure loop stability. For most applications, the compensation resistor in the range of 2K to 7.5K and the compensation capacitor in the range of 3nF to 10nF.

**Soft-Start**

The soft-start is provided by an internal 6µA current source charges the external  $C_{SS}$ , the peak MOSFET current is limited by the voltage on the capacitor. This in turn controls the rising rate of the output voltage. The regulator goes through the start-up sequence as well after the SHDN pin is pulled to HI.

**Frequency Selection**

The EL7516 switching frequency can be user selected to operate at either at constant 620kHz or 1.25MHz. Connecting  $F_{SEL}$  pin to ground sets the PWM switching frequency to 620kHz. When connect  $F_{SEL}$  high or  $V_{DD}$ , switching frequency is set to 1.25MHz.

**Shut-Down Control**

When Shut-down pin is pulled down, the EL7516 is shut-down reducing the supply current to <3µA.

EL7516 does not use a level translator or ground-referenced threshold for the SHDN input. For different supply voltages, please refer the Figure 32 to choose right input threshold voltages for SHDN, where  $V_{TP}$  is about 1V. It is recommend that  $V_{IH} = (V_{IN} - V_{TP})/2$  and  $V_{IL} = (V_{IN}/4)$ .

If the consistent SHDN threshold is desired in the application, an external active level shifter must be used, simplest circuit requires 1 NMOS and 1 resistor as shown in Figure 33, where the gate of the NMOS is connected to supply of PWRON logic circuit, and the source of the NMOS goes to PWRON pin of the converter.




FIGURE 32. SHDN INPUT THRESHOLD vs INPUT SUPPLY VOLTAGE




FIGURE 33. LEVEL SHIFTER CIRCUIT

**Maximum Output Current**

The MOSFET current limit is nominally 1.5A and guaranteed 1.3A. This restricts the maximum output current  $I_{OMAX}$  based on the following formula:

$$I_L = I_{L-AVG} + (1/2 \times \Delta I_L)$$

where:

$I_L$  = MOSFET current limit

$I_{L-AVG}$  = average inductor current

$\Delta I_L$  = inductor ripple current

$$\Delta I_L = \frac{V_{IN} \times [(V_O + V_{DIODE}) - V_{IN}]}{L \times (V_O + V_{DIODE}) \times F_S}$$

$V_{DIODE}$  = Schottky diode forward voltage, typically, 0.6V

$F_S$  = switching frequency, 600KHz or 1.2MHz

$$I_{L-AVG} = \frac{I_{OUT}}{1-D}$$

D = MOSFET turn-on ratio:

$$D = 1 - \frac{V_{IN}}{V_{OUT} + V_{DIODE}}$$

The following table gives typical maximum Iout values for 1.2MHz switching frequency and 22μH inductor:

TABLE 1.

$V_{IN}$ (V)	$V_{OUT}$ (V)	$I_{OMAX}$ (mA)
2.5	5	570
2.5	9	325
2.5	12	250
3.3	5	750
3.3	9	435
3.3	12	330
5	9	650
5	12	490

### Thermal Performance

The EL7516 uses a fused-lead package, which has a reduced  $\theta_{JA}$  of 100°C/W on a four-layer board and 115°C/W on a two-layer board. Maximizing copper around the ground pins will improve the thermal performance.

This device also has internal thermal shut-down set at around 130°C to protect the component.


### Layout Considerations

To achieve highest efficiency, best regulation and most stable operation, a good printed circuit board layout is essential. It is strongly recommended that the demoboard layout to be followed as closely as possible. Use the following general guidelines when laying out the print circuit board:

1. Place  $C_4$  as close to the  $V_{DD}$  pin as possible.  $C_4$  is the supply bypass capacitor of the device.
2. Keep the  $C_1$  ground, GND pin and  $C_2$  ground as close as possible.
3. Keep the two high current paths a) from  $C_1$  through  $L_1$ , to the LX pin and GND and b) from  $C_1$  through  $L_1$ ,  $D_1$ , and  $C_2$  as short as possible.
4. High current traces should be short and as wide as possible.
5. Place feedback resistor close to the FB pin to avoid noise pickup.
6. Place the compensation network close to the COMP pin.

The demo board is a good example of layout based on these principles; it is available upon request.

MSOP Package Information



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at <<http://www.intersil.com/design/packages/index.asp>>

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at [www.intersil.com/design/quality](http://www.intersil.com/design/quality)

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)