

**CMOS 8-bit Single Chip Microcomputer****Piggyback/  
evaluator type****Description**

The CXP87800 is a CMOS 8-bit single chip microcomputer of piggyback/evaluator combined type, which is developed for evaluating the function of the CXP87852/87860.

**Features**


- A wide instruction set (213 instructions) which cover various types of data.
  - 16-bit operation/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle 250ns at 16MHz operation (4.5 to 5.5V)
- Applicable EPROM LCC type 27C512  
(Maximum 60K bytes are available.)
- Incorporated RAM capacity 2048 bytes
- Peripheral functions
  - A/D converter 8-bit, 12-channel, successive approximation method  
(Conversion time of 20µs/16MHz)
  - Serial interface Buffer RAM 1 channel  
(Auto transfer for 1 to 32 bytes)
  - Timer 8-bit and 8-stage FIFO 1 channel  
(Auto transfer for 1 to 8 bytes)
  - High precision timing pattern generator Incorporated two-wire 8-bit and 8-stage FIFO 1 channel  
(Auto transfer for 1 to 8 bytes)
  - PWM/DA gate output 8-bit timer, 8-bit timer/counter
  - Servo input control 19-bit time base timer, 32kHz timer/counter
  - VSYNC separator PPG 19-pin, 32-stage programmable
  - FRC capture unit RTG 5 pins, 2 channels
  - PWM output PWM output 12 bits, 2 channels  
(Repetitive frequency of 62.5kHz/16MHz)
  - VISS/VASS circuit DA gate pulse output 13 bits, 4channels
  - Remote control receiving circuit Capstan FG, drum FG/PG, CTL input
  - General purpose prescaler Incorporated 26-bit and 8-stage FIFO
  - HSYNC counter 14 bits
  - Interruption Pulse duty auto detection circuit
  - Standby mode 8-bit pulse measurement counter with on-chip 6-stage FIFO
  - Package 7 bits (SYNC1 input frequency division, FRC capture possible.)
  - HSYNC counter 12-bit event counter (SYNC1 input count)
  - Interruption 23 factors, 15 vectors, multi-interruption possible
  - Standby mode SLEEP/STOP
  - Package 100-pin ceramic PQFP

Note) Mask option depends on the type of the CXP87800. Refer to the Products List for details.


**Structure**

## Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.




### Pin Assignment in Piggyback Mode (QFP package)



- Note)**
1. NC (Pin 90) is always connected to VDD.
  2. Vss (Pins 41 and 88) are both connected to GND.
  3. MP (Pin 39) is always connected to GND.

### Pin Assignment in Evaluator Mode (QFP package)




- Note)**
1. NC (Pin 90) is always connected to VDD.
  2. Vss (Pins 41 and 88) are both connected to GND.
  3. MP (Pin 39) is always connected to GND.

**EPROM Read Timing (Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)**

Item	Symbol	Pin	Min.	Max.	Unit
Address → data input delay time	$t_{ACC}$	A0 to A15 D0 to D7		100*1	ns
				75*2	
Address → data hold time	$t_{IH}$	A0 to A15 D0 to D7	0		ns

\*1 At 12MHz operation (VDD = 4.5 to 5.5V)


\*2 At 16MHz operation (VDD = 4.5 to 5.5V)

**Products List**

Option item	Products		
	Mask product		Piggyback/evaluator product
	CXP87852	CXP87860	CXP87800-U01Q
Package	100-pin plastic QFP		100-pin ceramic PQFP
ROM capacity	52K bytes	60K bytes	EPROM 60K bytes
			27C512 × 1
Pull-up resistor for reset pin	Existent/Non-existent		Existent
Input circuit format*1	CMOS schmitt/TTL schmitt		TTL schmitt

\*1 The input circuit format can be selected to PG4/SYNC0 and PG5/SYNC1, respectively.


Piggyback mode/evaluator mode can be switched as shown below.



Package Outline

Unit: mm

100PIN PQFP (CERAMIC)



PACKAGE STRUCTURE

PACKAGE MATERIAL	CERAMIC
LEAD TREATMENT	GOLD PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	5.79

SONY CODE	PQFP-100C-L01
EIAJ CODE	AQFP100-C-0000-A
JEDEC CODE	_____

