

3 V/5 V CMOS 0.5 Ω SPDT/2:1 Mux in SC70

ADG849

FEATURES

Ultralow on-resistance:

0.5 Ω typical

0.8 Ω maximum at 5 V supply

Excellent audio performance, ultralow distortion:

0.13 Ω typical

 0.24Ω maximum R_{ON} flatness

High current carrying capability:

400 mA continuous current

600 mA peak current at 5 V

Automotive temperature range: -40°C to +125°C

Rail-to-rail operation

Typical power consumption (<0.01 µW)

Pin-compatible upgrade for the ADG749 and ADG779

APPLICATIONS

Cellular phones

PDAs

Battery-powered systems

Audio and video signal routing

Modems

PCMCIA cards

Hard drives

Relay replacement

GENERAL DESCRIPTION

The ADG849 is a monolithic, CMOS SPDT (single pole, double throw) switch that operates with a supply range of 1.8 V to 5.5 V. It is designed to offer ultralow on-resistance values of typically 0.5 Ω . This design makes the ADG849 an ideal solution for applications that require minimal distortion through the switch. The ADG849 also has the capability of carrying large amounts of current, typically 600 mA at 5 V operation.

Each switch of the ADG849 conducts equally well in both directions when on. The device exhibits break-before-make switching action, thus preventing momentary shorting when switching channels.

The ADG849 is available in a tiny, 6-lead SC70 package, making it the ideal candidate for space-constrained applications.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

PRODUCT HIGHLIGHTS

- 1. Very low on-resistance, 0.5Ω typical.
- 2. Tiny, 6-lead SC70 package.
- 3. Low power dissipation. The CMOS construction ensures low power dissipation.
- 4. High current carrying capability.
- 5. Low THD + noise (0.01% typ).

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Specifications	Typical Performance Characteristics7
Absolute Maximum Ratings 5	Test Circuits9
ESD Caution5	Outline Dimensions
Pin Configuration and Function Descriptions	Ordering Guide11

REVISION HISTORY

7/04—Revision 0: Initial Version

SPECIFICATIONS
Table 1. V_{DD} = 4.5 V to 5.5 V, GND = 0 V¹

Parameter	+25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0V$ to V_{DD}	V	
On-Resistance (R _{ON})	0.5			Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -100 \text{ mA}$
	0.6	0.7	0.8	Ω max	See Figure 15
On-Resistance Match Between Channels (ΔR _{ON})	0.05			Ωtyp	$V_S = 0.85 \text{ V}, I_{DS} = -100 \text{ mA}$
	0.095	0.11	0.125	Ωmax	
On-Resistance Flatness (RFLAT(ON))	0.13			Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -100 \text{ mA}$
	0.18	0.22	0.24	Ωmax	
LEAKAGE CURRENTS					V _{DD} = 5.5 V
Source Off Leakage, Is (Off)	±0.01			nA typ	$V_S = 4.5 \text{ V}/1 \text{ V}, V_D = 1 \text{ V}/4.5 \text{ V},$ see Figure 16
Channel On Leakage, ID, Is (On)	±0.04			nA typ	$V_S = V_D = 1 \text{ V}$, or $V_S = V_D = 4.5 \text{ V}$, see Figure 17
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current					
lint of linh	0.005			μA typ	VIN = VINI OF VINH
1145 O 1 11411	0.005		±0.1	μA max	
C _{IN} , Digital Input Capacitance	2.5		_~	pF typ	
DYNAMIC CHARACTERISTICS ²	12.0			F. 5/F	
ton	11			ns typ	$R_L = 50 \Omega$, $C_L = 35 pF$
CON	15	17	18	ns max	Vs = 3 V, see Figure 18
toff	9	.,		ns typ	$R_L = 50 \Omega$, $C_L = 35 pF$
Con	13	14	15	ns max	$V_S = 3 \text{ V}$, see Figure 18
Break-Before-Make Time Delay, t _{BBM}	5		15	ns typ	$R_L = 50 \Omega$, $C_L = 35 pF$, $V_{S1} = V_{S2} = 3 V$,
break before make fille belay, qual			1	''	see Figure 19
Chamadair ation	F0		1	ns min	V 0V D 0 0 0 1 = F F; 20
Charge Injection	50			pC typ	$V_S = 0 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$, see Figure 20
Off Isolation	-64			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$ see Figure 21
Channel-to-Channel Crosstalk	-64			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$, see Figure 22
Bandwidth: –3 dB	38			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, see Figure 23
Insertion Loss	0.04			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, see Figure 23
THD + N	0.01			%	$R_L = 32 \Omega$, $f = 20 Hz$ to 20 kHz, Vs = 2 V p-p
C_S (Off)	52			pF typ	
$C_{D_r}C_S$ (On)	145			pF typ	
POWER REQUIREMENTS					$V_{DD} = 5.5 \text{ V}$, Digital Inputs = 0 V or 5.5 V
l DD	0.001			μA typ	
			1.0	μA max	

The temperature range for the Y version is –40°C to +125°C. 2 Guaranteed by design, not subject to production test.

Table 2. $V_{DD} = 2.7 \text{ V}$ to 3.6 V, $GND = 0 \text{ V}^1$

Parameter	+25°C	–40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0V$ to V_{DD}	V	
On-Resistance (R _{ON})	0.72			Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -100 \text{ mA}$
	1.1	1.1	1.2	Ω max	See Figure 15
On-Resistance Match Between Channels (ΔR_{ON})	0.05			Ωtyp	$V_S = 1.5 \text{ V}, I_{DS} = -100 \text{ mA}$
	0.095	0.11	0.125	Ωmax	
On-Resistance Flatness (RFLAT(ON))	0.3			Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -100 \text{ mA}$
LEAKAGE CURRENTS					V _{DD} = 3.6 V
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = 3 \text{ V}/1 \text{ V}, V_D = 1 \text{ V}/3 \text{ V}, \text{ see Figure 16}$
Channel On Leakage, ID, Is (On)	±0.01			nA typ	$V_S = V_D = 1 \text{ V, or } V_S = V_D = 3 \text{ V;}$ see Figure 17
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	V _{DD} = 3 V to 3.6 V
			0.7	V max	V _{DD} = 2.7 V
Input Current				1	
Intor Inh	0.005			μA typ	V _{IN} = V _{INL} or V _{INH}
	*****		±0.1	μA max	- 14 - 142 - 1 - 141
C _{IN} , Digital Input Capacitance	2.5			pF typ	
DYNAMIC CHARACTERISTICS ²	12.0			F. 57F	
ton	16			ns typ	$R_L = 50 \Omega$, $C_L = 35 pF$
CH	22	24	26	ns max	$V_s = 1.5 \text{ V}$, see Figure 18
t _{off}	13	21	20	ns typ	$R_L = 50 \Omega$, $C_L = 35 pF$
OFF	18	20	22	ns max	Vs = 1.5 V, see Figure 18
Break-Before-Make Time Delay, t _{BBM}	7	20	22	ns typ	$R_L = 50 \Omega$, $C_L = 35 pF$, $V_{S1} = V_{S2} = 1.5 V$, see Figure 19
			1	ns min	
Charge Injection	30			pC typ	$V_s = 0 \text{ V}$, $R_s = 0 \Omega$, $C_L = 1 \text{ nF}$, see Figure 2
Off Isolation	-64			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$, see Figure 21
Channel-to-Channel Crosstalk	-64			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$, see Figure 22
Bandwidth: -3 dB	38			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, see Figure 23
Insertion Loss	0.04			dB typ	$R_L = 50 \Omega C_L = 5 pF$, see Figure 23
THD + N	0.02			%	$R_L = 32 \Omega$, $f = 20 \text{ Hz to } 20 \text{ kHz}$, $V_S = 1 \text{ V p-p}$
C _s (Off)	55			pF typ	f = 1 MHz
$C_{D_r}C_S(On)$	147			pF typ	f = 1 MHz
POWER REQUIREMENTS				' ''	$V_{DD} = 3.6 \text{ V}$
- · · · · ·					Digital Inputs = 0 V or 3.6 V
I _{DD}	0.001			μA typ	
			1.0	μA max	

The temperature range for the Y version is -40% to +125°C. 2 Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

Table 3. $T_A = 25^{\circ}C$, unless otherwise noted

Table 5. 14 – 25 C, unless otherwise noted				
Parameter	Rating			
V _{DD} to GND	-0.3 V to +7 V			
Analog Inputs ¹	-0.3 V to V _{DD} + 0.3 V or 30 mA, whichever occurs first			
Digital Inputs	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V or } 30 \text{ mA,}$ whichever occurs first			
Peak Current, S or D	600 mA (pulsed at 1 ms, 10% duty cycle maximum)			
Continuous Current, S or D	400 mA			
Operating Temperature Range				
Extended	−40°C to +125°C			
Storage Temperature Range	−65°C to +150°C			
Junction Temperature	+150°C			
SC70 Package				
θ_{JA} Thermal Impedance	332°C/W			
$\theta_{ m JC}$ Thermal Impedance	120°C/W			
Reflow Soldering				
Peak Temperature	260(0/–5)°C			
Time at PeakTemperature	10 sec to 40 sec			

Table 4. Truth Table

IN	Switch S1	Switch S2
0	On	Off
1	Off	On

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



¹Overvoltages at IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 5. Terminology

Table 5. Termi	
Mnemonic	Function
V _{DD}	Most Positive Power Supply Potential.
GND	Ground (0 V) Reference.
DD	Positive Supply Current.
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input.
Ron	Ohmic Resistance between D and S.
ΔR_{ON}	On-Resistance Match Between any Two Channels i.e., Ron Maximum to Ron Minimum.
Relation)	Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
I _S (Off)	Source Leakage Current with the Switch Off.
I _D , I _S (On)	Channel Leakage Current with the Switch On.
$V_D(V_S)$	Analog Voltage on Terminals D, S.
V_{INL}	Maximum Input Voltage for Logic 0.
V_{INH}	Minimum Input Voltage for Logic 1.
I _{INL} (I _{INH})	Input Current of the Digital Input.
C _S (Off)	Off Switch Source Capacitance. Measured with reference to ground.
C_D , C_S (On)	On Switch Capacitance. Measured with reference to ground.
ton	Delay time between the 50% and 90% points of the digital input and switch on condition.
toff	Delay time between the 50% and 90% points of the digital input and switch off condition.
t _{BBM}	On or off time measured between the 80% points of both switches when switching from one to another.
Charge	A measure of the glitch impulse transfered from the digital input to the analog output during switching.
Inject i on	
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an off switch.
Bandwidth	The frequency at which the output is attenuated by 3 dB.
On-Response	The frequency response of the on switch.
Insertion Loss	The loss due to the on-resistance of the switch.
THD + N	The ratio of harmonic amplitudes plus the noise of a signal to the fundamental.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On-Resistance vs. V_D/V_S , $V_{DD} = 5 V \pm 10\%$




Figure 4. On-Resistance vs. V_D/V_S , $V_{DD} = 2.5 \text{ V to } 3.6 \text{ V}$




Figure 5. On-Resistance vs. Temperature, $V_{DD} = 5 V$




Figure 6. On-Resistance vs. Temperature, $V_{DD} = 3 V$




Figure 7. Leakage Currents vs. Temperature, $V_{DD} = 5 V$




Figure 8. Leakage Currents vs. Temperature, $V_{DD} = 3 V$




Figure 9. Charge Injection




Figure 10. ton/toff vs. Temperature




Figure 11. Bandwidth




Figure 12. Off Isolation vs. Frequency




Figure 13. Crosstalk vs. Frequency






Figure 14. Total Harmonic Distortion + Noise

TEST CIRCUITS








Figure 15. On-Resistance

Figure 16. Off-Leakage

Figure 17. On-Leakage




Figure 18. Switching Times, ton, toff




Figure 19. Break-Before-Make Time Delay, t_{BBM}




Figure 20. Charge Injection




Figure 21. Off Isolation

Figure 22. Channel-to-Channel Crosstalk





Figure 23. Bandwidth

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-203AB

Figure 24.6-Lead SC70 Package [KS-6] Dimensions shown in Millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding ¹
ADG849YKSZ-500RL7 ²	−40°C to +125°C	SC70 (Plastic Surface Mount)	KS-6	SNA
ADG849YKSZ-REEL ²	-40°C to +125°C	SC70 (Plastic Surface Mount)	KS-6	SNA
ADG849YKSZ-REEL72	−40°C to +125°C	SC70 (Plastic Surface Mount)	KS-6	SNA

 $^{^1\,}Branding$ on all packages is limited to three characters due to space constraints. $^2\,Z$ = Pb-free part.

ADG849	

NOTES

