



## Latchable Single 8-Ch/Differential 4-Ch Analog Multiplexers

#### **FEATURES**

- Low r<sub>DS(on)</sub>: 270 Ω
- 44-V Power Supply Rating
- On-Board Address Latches
- Break-Before-Make
- Low Leakage—I<sub>D(on)</sub>: 30 pA

#### **BENEFITS**

- Improved System Accuracy
- Microporcessor Bus Compatible
- Easily Interfaced
- Reduced Crosstalk

#### **APPLICATIONS**

- Data Acquisition Systems
- Automatic Test Equipment
- Avionics and Military Systems
- Medical Instrumentation

#### **DESCRIPTION**


The DG528 is an 8-channel single-ended analog multiplexer designed to connect one of eight inputs to a common output as determined by a 3-bit binary address  $(A_0, A_1, A_2)$ . DG529, a 4-channel dual analog multiplexer, is designed to connect one of four differential inputs to a common differential output as determined by its 2-bit binary address  $(A_0, A_1)$  logic.


These analog multiplexers have on-chip address and control latches to simplify design in microprocessor based


applications. Break-before-make switching action protects against momentary shorting of the input signals. The DG528/529 are built on the improved PLUS-40 CMOS process. A buried layer prevents latchup.

The on chip TTL-compatible address latches simplify digital interface design and reduce board space in data acquisition systems, process controls, avionics, and ATE.

#### **FUNCTIONAL BLOCK DIAGRAMS AND PIN CONFIGURATIONS**







Document Number: 70068 P-32167—Rev. C, 15-Nov-93



### TRUTH TABLES AND ORDERING INFORMATION

	TRUTH TABLE — DG528 8-Channel Single-Ended Multiplexer										
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	EN	WR	RS	On Switch					
Latch	Latching										
Х	Х	Х	Х	4	1	Maintains previous switch condition					
Rese	Reset										
Х	Х	Х	Х	Х	0	None (latches cleared)					
Trans	sparer	nt Ope	ratior	)							
Х	Х	Х	0	0	1	None					
0	0	0	1	0	1	1					
0	0	1	1	0	1	2					
0	1	0	1	0	1	3					
0	1	1	1	0	1	4					
1	0	0	1	0	1	5					
1	0	1	1	0	1	6					
1	1	0	1	0	1	7					
1	1	1	1	0	1	8					

	TRUTH TABLE — DG529 Differential 4-Channel Multiplexer									
A <sub>0</sub>	A <sub>0</sub> EN WR RS On Switch									
Latchi	Latching									
Х	Х	X A Maintains previous switch condition								
Reset	Reset									
Х	Х	Х	0	0 None (latches cleared)						
Transp	oarent C	peratio	n							
Х	0	0	1	None						
0	1	0	1	1						
1	1	0	1	2						
0	1	0	1	3						
1	1	0	1	4						

Logic "0" =  $V_{AL} \le 0.8 \text{ V}$ Logic "1" =  $V_{AH} \ge 2.4 \text{ V}$ X = Don't Care

ORDERING INFORMATION — DG528								
Temp Range	Package	Part Number						
0 to 70°C	· ·	DG528CJ						
01070 0		DG528DN						
−25 to 85°C		DG528BK						
	18-Pin CerDIP	DG528AK						
−55 to 125°C	10-1 III Gelbii	DG528AK/883						
	Package 18-Pin Plastic DIP 20-Pin PLCC	5962-8768901VA						

ORDERING INFORMATION — DG529								
Temp Range	Package	Part Number						
0 to 70°C	18-Pin Plastic DIP	DG529CJ						
−25 to 85°C	18-Pin CerDIP	DG529BK						
–55 to 125°C	10-FIII CelDIF	DG529AK/883						

#### **ABSOLUTE MAXIMUM RATINGS**

Voltage Referenced to V-	
V+	44 V
GND	25 V
Digital Inputs <sup>a</sup> , V <sub>S</sub> , V <sub>D</sub>	(V–) $-2$ V to (V+) $+2$ V or 30 mA, whichever occurs first
Current (Any Terminal Exc	ept S or D) 30 mA
Continuous Current, S or I	D 20 mA
Peak Current, S or D	
(Pulsed at 1 ms, 10% Duty	/ Cycle Max)
Storage Temperature	(AK, BK Suffix) –65 to 150°C
	(CJ, DN Suffix)65 to 125°C

Power Dissipation (Package) <sup>b</sup>
18-Pin Plastic DIP <sup>c</sup>
18-Pin CerDIP <sup>d</sup> 900 mW
20-Pin PLCC <sup>e</sup>

#### Notes:

- tes:
  Signals on S<sub>X</sub>, D<sub>X</sub> or IN<sub>X</sub> exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
  All leads soldered or welded to PC board.
  Derate 6.3 mW/°C above 75°C.
  Derate 1.2 mW/°C above 75°C.
  Derate 10 mW/°C above 75°C.
- c. d.



		Test Conditions Unless Otherwise Specified V+ = 15 V, V- = -15 V, WR = 0				A Suffix -55 to 125°C		B, C, D Suffix -40 to 85°C		
Parameter	50 0 1 1 1 1 0 0 0 o o o o o o o o o o o		Tempb	Тур <sup>с</sup>	Mind	Max <sup>d</sup>	Mind	Max <sup>d</sup>	Unit	
Analog Switch					•					
Analog Signal Rangee	V <sub>ANALOG</sub>			Full		-15	15	-15	15	٧
Drain-Source On-Resistance	r <sub>DS(on)</sub>	V <sub>D</sub> = ☑10 V, I <sub>S</sub> = −200	) μΑ	Room Full	270		400 500		450 550	Ω
Greatest Change in r <sub>DS(on)</sub> Between Channels <sup>f</sup>	$\Delta r_{DS(on)}$	-10 V < V <sub>S</sub> < 10 V	,	Room	6					%
Source Off Leakage Current	I <sub>S(off)</sub>	$V_{EN} = 0 \text{ V}, V_{S} = \pm 10 \text{ V}$ $V_{D} = \mp 10 \text{ V}$	) V	Room Full	±0.005	-1 -50	1 50	-5 -50	5 50	
Drain Off		$V_{EN} = 0 \text{ V} $ $V_{D} = \pm 10 \text{ V}$	DG528	Room Full	±0.015	-10 -200	10 200	-20 -200	20 200	
Leakage Current	D(off)	$V_{D} = \pm 10 \text{ V}$ $V_{S} = \mp 10 \text{ V}$	DG529	Room Full	±0.008	-10 -100	10 100	-20 -100	20 100	nA
Drain On	I	V <sub>S</sub> = V <sub>D</sub> = ☑10 V	DG528	Room Full	±0.03	-10 -200	10 200	-20 -200	20 200	
Leakage Current	<sup>I</sup> D(on)	$V_S = V_D = \boxed{10} \text{ V}$ $V_{EN} = 2.4 \text{ V}$	DG529	Room Full	±0.015	-10 -100	10 100	-20 -100	20 100	
Digital Control		-								
Logic Input Current	1	V <sub>A</sub> = 2.4 V		Room Hot	-0.002	-10 -30		-10 -30		
Input Voltage High	I <sub>AH</sub>	V <sub>A</sub> = 15 V		Room Hot	0.006		10 30		10 30	μΑ
Logic Input Current Input Voltage Low	I <sub>AL</sub>	$V_{EN} = 0 \text{ V}, 2.4 \text{ V}, V_{A} = 0 \text{ V}$ RS = 0 V, WR = 0 V		Room Hot	-0.002	-10 -30		-10 -30		
Dynamic Characterist	tics						•			
Transition Time	t <sub>TRANS</sub>	See Figure 5		Room	0.6		1			
Break-Before-Make Interval	t <sub>OPEN</sub>	See Figure 4		Room	0.2					
EN and <del>WR</del> Turn-On Time	t <sub>ON(EN, WR)</sub>	See Figures 6 and	7	Room	1		1.5			μs
EN and <del>WR</del> Turn-Off Time	t <sub>OFF(EN, WR)</sub>	See Figures 6 and	8	Room	0.4		1			
Charge Injection	Q	$V_S = 0 \text{ V, R}_y = 0 \Omega$ $C_L = 10 \mu\text{F}$	!	Room	4					рС
Off Isolation	OIRR	$V_{EN} = 0 \text{ V, } R_L = 1 \text{ k}$ $C_L = 15 \text{ pF}$ $V_S = 7 \text{ V}_{RMS}, f = 500$		Room	68					dB
Logic Input Capacitance	C <sub>in</sub>	f = 1 MHz		Room	2.5					
Source Off Capacitance	C <sub>S(off)</sub>	$V_{EN} = 0 \text{ V}, V_{S} = 0 \text{ V}$ f = 140 kHz		Room	5					pF
Drain Off Capacitance	C <sub>D(off)</sub>	V <sub>EN</sub> = 0 V V <sub>D</sub> = 0 V f = 140 kHz DG528		Room Room	25 12					
Minimum Input Timin	g Requireme		1 - 3020	1	<u> </u>					
Write Pulse Width	t <sub>W</sub>	I		Full		300		300		
A <sub>X</sub> , EN Setup Time	t <sub>W</sub>			Full	<del>                                     </del>	180		180		
A <sub>X</sub> , EN Hold Time	t <sub>H</sub>	<del> </del>		Full	<b>-</b>	30		30	-	ns
Reset Pulse Width	t <sub>RS</sub>	V <sub>S</sub> = 5 V, See Figure 3		Full	<del>                                     </del>	500	<del>                                     </del>	500	<del>                                     </del>	1



SPECIFICATIONS <sup>a</sup>									
		Test Conditions Unless Otherwise Specified V+ = 15 V, V- = -15 V, WR = 0			A Suffix -55 to 125°C		B, C, D Suffix -40 to 85°C		
Parameter	Symbol	$\overline{RS} = 2.4 \text{ V}, V_{IN} = 2.4 \text{ V}, 0.8 \mu\text{F}^f$	Tempb	Турс	Mind	Max <sup>d</sup>	Min <sup>d</sup>	Max <sup>d</sup>	Unit
Power Supplies									
Positive Supply Current	l+	$V_{EN} = 0 \text{ V}, V_{A} = 0$	Room			2.5		2.5	mA
Negative Supply Current	I–	V <sub>EN</sub> − 0 V, V <sub>A</sub> = 0	Room		-1.5		-1.5		III/A

#### Notes:

- a.
- b.
- C.
- es:

  Refer to PROCESS OPTION FLOWCHART.

  Room = 25°C, Full = as determined by the operating temperature suffix.


  Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.


  The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.


  Guaranteed by design, not subject to production test.


  V<sub>IN</sub> = input voltage to perform proper function. d.
- e. f.

### TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)











#### **SCHEMATIC DIAGRAM (TYPICAL CHANNEL)**




FIGURE 1.


#### **DETAILED DESCRIPTION**

The internal structure of the DG528/DG529 includes a 5-V logic interface with input protection circuitry followed by a latch, level shifter, decoder and finally the switch constructed with parallel n- and p-channel MOSFETs (see Figure 1).

Following the latches the  $Q_X$  signals are level shifted and decoded to provide proper drive levels for the CMOS switches. This level shifting insures full on/off switch operation for any analog signal present between the V+ and V- supply rails.

The logic interface circuit compares the TTL input signal against a TTL threshold reference voltage. The output of the comparator feeds the data input of a D type latch. The level sensitive D latch continuously places the  $D_X$  input signal on the  $Q_X$  output when the  $\overline{WR}$  input is low, resulting in transparent latch operation. As soon as  $\overline{WR}$  returns high, the latches hold the data last present on the  $D_X$  input, subject to the minimum input timing requirements.

The EN pin is used to enable the address latches during the  $\overline{WR}$  pulse. It can be hard-wired to the logic supply or to V+ if one of the channels will always be used (except during a reset) or it can be tied to address decoding circuitry for memory mapped operation. The  $\overline{RS}$  pin is used as a master reset. All latches are cleared regardless of the state of any other latch or control line. The  $\overline{WR}$  pin is used to transfer the state of the address control lines to their latches, except during a reset or when EN is low (see Truth Tables).



Switch Vo Output 0 FIGURE 3.



### **TEST CIRCUITS**




FIGURE 4. Break-Before-Make






FIGURE 5. Transition Time




### **TEST CIRCUITS**





**FIGURE 6.** Enable  $t_{\mbox{ON}}/t_{\mbox{OFF}}$  Time







FIGURE 7. Write Turn-On Time t<sub>ON(WR)</sub>



### **TEST CIRCUITS**



**FIGURE 8.** Reset Turn-Off Time  $t_{OFF(RS)}$ 




FIGURE 9. Bus Interface



APPLICATION HINTS <sup>a</sup>									
V+ Positive Supply Voltage  age (V)  V- Negative Supply Voltage VIN Logic Input Voltage VINH(min)/VINL(max) (V)  V <sub>S</sub> or V <sub>D</sub> Analog Voltage Range (V)									
20	-20	2.4/0.8	±20						
15 <sup>b</sup>	<b>–</b> 15	2.4/0.8	± 15						
8c	–8 (min)	2.4/0.8	±8						

#### Notes:

- a. Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.
- b. Electrical Parameter Chart based on V+ = 15 V,  $V_L$  = 5 V,  $V_R$  = GND.
- c. Operation below  $\pm 8 \text{ V}$  is not recommended.

The DG528/DG529 minimize the amount of interface hardware between a microprocessor system bus and the analog system being controlled or measured. The internal TTL compatible latches give these multiplexers write-only memory, that is, they can be programmed to stay in a particular switch state (e.g., switch 1 on) until the microprocessor determines it is necessary to turn different switches on or turn all switches off (see Figure 9).

The input latches become transparent when  $\overline{WR}$  is held low; therefore, these multiplexers operate by direct command of the coded switch state on  $A_2$ ,  $A_1$ ,  $A_0$ . In this mode the DG528 is identical to the popular DG508A. The same is true of the DG529 versus the popular DG509A.

During system power-up,  $\overline{RS}$  would be low, maintaining all eight switches in the off state. After  $\overline{RS}$  returned high the DG528 maintains all switches in the off state. When the system program performs a write operation to the address assigned to the DG528, the address decoder provides a  $\overline{CS}$  active low signal which is gated with the WRITE ( $\overline{WR}$ ) control signal. At this time the data on the DATA BUS (that will determine which switch to close) is stabilizing. When the  $\overline{WR}$  signal returns to the high state, (positive edge) the input latches of the DG528 save the data from the DATA BUS. The coded information in the  $A_0$ ,  $A_1$ ,  $A_2$  and EN latches is decoded and the appropriate switch is turned on.

The EN latch allows all switches to be turned off under program control. This becomes useful when two or more DG528s are cascaded to build 16-line and larger multiplexers.

## **Legal Disclaimer Notice**



Vishay

### **Notice**

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

Document Number: 91000
Revision: 08-Apr-05
www.vishay.com