

## HEX BUFFER/LINE DRIVER; 3-STATE

## FEATURES

- Non-inverting outputs
- Output capability: bus driver
- $I_{CC}$  category: MSI

## GENERAL DESCRIPTION

The 74HC/HCT367 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT367 are hex non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs ( $nY$ ) are controlled by the output enable inputs ( $1\bar{OE}$ ,  $2\bar{OE}$ ).

A HIGH on  $n\bar{OE}$  causes the outputs to assume a high impedance OFF-state.

The "367" is identical to the "368" but has non-inverting outputs.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
$t_{PHL}/t_{PLH}$	propagation delay $nA$ to $nY$	$C_L = 15 \text{ pF}$ $V_{CC} = 5 \text{ V}$	8	11	ns
$C_I$	input capacitance		3.5	3.5	pF
$CPD$	power dissipation capacitance per buffer	notes 1 and 2	30	32	pF

$GND = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $t_r = t_f = 6 \text{ ns}$

## Notes

1.  $CPD$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = CPD \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i = \text{input frequency in MHz}$        $C_L = \text{output load capacitance in pF}$   
 $f_o = \text{output frequency in MHz}$        $V_{CC} = \text{supply voltage in V}$   
 $\Sigma (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs}$

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 \text{ V}$

## PACKAGE OUTLINES

16-lead DIL; plastic (SOT38Z).

16-lead mini-pack; plastic (SO16; SOT109A).

## PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	$1\bar{OE}, 2\bar{OE}$	output enable inputs (active LOW)
2, 4, 6, 10, 12, 14	1A to 6A	data inputs
3, 5, 7, 9, 11, 13	1Y to 6Y	data outputs
8	GND	ground (0 V)
16	$V_{CC}$	positive supply voltage




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.





Fig. 3 IEC logic symbol.



FUNCTION TABLE


INPUTS		OUTPUTS
nOE	nA	nY
L	L	L
L	H	H
H	X	Z

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state



**DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI**AC CHARACTERISTICS FOR 74HC**GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS			
		74HC							V <sub>CC</sub> V	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PPL</sub>	propagation delay nA to nY	28 10 8	95 19 16		120 24 20		145 29 25		ns	2.0 4.5 6.0	Fig. 6	
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time nOE to nY	44 16 13	150 30 26		190 38 33		225 45 38		ns	2.0 4.5 6.0	Fig. 7	
t <sub>PHZ</sub> / t <sub>PZL</sub>	3-state output disable time nOE to nY	55 20 16	150 30 26		190 38 33		225 45 38		ns	2.0 4.5 6.0	Fig. 7	
t <sub>THL</sub> / t <sub>TLL</sub>	output transition time	14 5 4	60 12 10		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 6	

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI**Note to HCT types**The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
1 <sub>OE</sub>	1.00
2 <sub>OE</sub>	0.90
nA	1.00

## AC CHARACTERISTICS FOR 74HCT

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	$T_{amb}$ ( $^{\circ}$ C)						UNIT	TEST CONDITIONS			
		74HCT							V <sub>CC</sub> V	WAVEFORMS		
		+25		-40 to +85		-40 to +125						
		min.	typ.	max.	min.	max.	min.	max.				
$t_{PHL}/t_{PLH}$	propagation delay nA to nY		14	25		31		38	ns	4.5 Fig. 6		
$t_{PZH}/t_{PZL}$	3-state output enable time nOE to nY		16	35		44		53	ns	4.5 Fig. 7		
$t_{PHZ}/t_{PLZ}$	3-state output disable time nOE to nY		21	35		44		53	ns	4.5 Fig. 7		
$t_{THL}/t_{TLH}$	output transition time		5	12		15		18	ns	4.5 Fig. 6		

## AC WAVEFORMS




Fig. 6 Waveforms showing the input (nA) to output (nY) propagation delays and the output transition times.




Fig. 7 Waveforms showing the 3-state enable and disable times.

## Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .HCT:  $V_M = 1.3$  V;  $V_I = \text{GND to } 3$  V.