

Data sheet

Features

- Advanced, integrated speech synthesizer for high-quality sound.
- Operates up to 12.32 MHz (performs up to 12 MIPS).
- Single chip solution for up to 37 minutes of speech (using 2.36 Mb of onboard program plus data ROM).
- Supports high-quality synthesis algorithms Such as: MX, CX, Simple CX, LX, ADPCM, and Polyphonic Music.
- Simultaneous speech plus music capabilities.
- Very low-power operation, ideal for hand-held devices.
- Low-voltage operation, sustainable by three batteries.
- > Reduced power stand-by modes, less than 10 μ A in Deep-Sleep mode.
- Description

The SC-605 is a low-cost, mixed-signal processor that combines a speech synthesizer, general-purpose I/O, onboard ROM, and direct speaker drive in a single package. The computational unit utilizes a powerful new DSP which gives the SC-605 unprecedented speed and computational flexibility compared with previous devices of its type. The SC-605 supports a variety of speech and audio coding algorithms, providing a range of options with respect to speech duration and sound quality.

The device consists of a micro-DSP core,

640-word RAM.

- 32 I/O pins consisting of: 24 general-purpose bit configurable I/O, 8 inputs with programmable pullup resistors and a dedicated interrupt (keyscan).
- Direct speaker driver, 32 Ω (PDM).
- One-bit comparator with edge-detection interrupt service.
- Resistor-trimmed oscillator or 32.768 kHz crystal reference oscillator.
- Serial scan port for in-circuit emulation and diagnostics.
- The SC-605 is sold in die form or 100-pin LQFP package.
- An emulator device is available in a ceramic package for development (SC-614-P).



embedded program, and data memory, and a self-contained clock generation system. General-purpose periphery is comprised of 32 bits of partially configurable I/O. The core processor is a general-purpose 16-bit microcontroller with DSP capability. The basic core block includes computational unit (CU), data address unit, program address unit, two timers, eight level interrupt processor, and several system and control registers. The core processor gives the SC-605 break-point capability in emulation.

The processor is Harvard type for efficient DSP algorithm execution. It requires separate program and data memory blocks to permit simultaneous access. The ROM has a protection scheme to prevent third-party pirating. It is configured in 32K 17-bit words.

The total ROM space is divided into three areas:

- 1) The lower 2K words are reserved by Sensory, Inc. for the purposes of a built-in self-test
- 2) The upper 30K words are for user program/data
- 3) Additional 1.83 Mb data ROM provides data for up to 37 minutes of speech.

The data memory is internal static RAM. The RAM is configured in 640 17-bit words. All memories are designed to consume minimum power at a given system clock and algorithm acquisition frequency.

A flexible clock generation system enables the software to control the clock over a wide frequency range. The implementation uses a phase-locked loop (PLL) circuit that drives the processor clock at a selectable frequency between the minimum and maximum achievable. Selectable frequencies for the processor clock are spaced apart in 65.536 kHz steps. The PLL clock-reference is also selectable; either a resistor-trimmed oscillator or a crystal-referenced oscillator may be used. Internal and external clock sources are controlled separately to provide different levels of power management.

The periphery consists of five 8-bit wide general-purpose I/O ports, one 8-bit wide dedicated input port, and one 16-bit wide dedicated output port. The bidirectional I/O can be configured under software control as either high-impedance inputs or as totem-pole outputs. They are controlled via addressable I/O registers. The input-only port has a programmable pullup option (70k minimum resistance) and a dedicated service interrupt. These features make the input port especially useful as a key-scan interface.

A simple one-bit comparator is also included in the periphery. The comparator is enabled by a control register, and its pin access is shared with two pins in one of the general-purpose I/O ports. Rounding out the SC-605 periphery is a built-in pulse-density-modulated DAC (digital-to-analog converter) with direct speaker-drive capability. The functional block diagram gives an overview of the SC-605 functionality.



Functional Block Diagram

Pin/Pad Assignment



NAME	PIN NO.	PAD NO.	I/O	DESCRIPTION				
Input/Output Ports								
PC0 – PC7	89 ightarrow 82	$8 \rightarrow 1$	I/O	Port C general-purpose I/O (1 Byte)				
PD0 – PD7	99 ightarrow 92	$18 \rightarrow 11$	I/O	Port D general-purpose I/O (1 Byte)				
PE0 – PE7	46 ightarrow 39	$48 \rightarrow 41$	I/O	Port E general-purpose I/O (1 Byte)				
PF0 – PF7	16 ightarrow 9	$31 \rightarrow 24$	-	Port F key-scan input (1 Byte)				
	Pins PD4 and PD5 may be dedicated to the comparator function, if the comparator enable bit is set.							
Scan Port C	Control Signals							
SCANIN	37	39	Ι	Scan port data input				
SCANOUT	33	35	0	Scan port data output				
SCANCLK	36	38	- 1	Scan port clock				
SYNC	35	37		Scan port synchronization				
TEST	34	36	Ι	C605: test modes				
		ed out on any SC-605	prod	uction board.				
Reference (Reference Oscillator Signals							
OSCOUT	49	51	0	Resistor/crystal reference out				
OSCIN	48	50		Resistor/crystal reference in				
PLL	47	49	0	Phase-lock-loop filter				
Digital-to-A	nalog Sound Ou	Itput						
DACP	7	22	0	Digital-to-analog plus output (+)				
DACM	5	20	0	Digital-to-analog minus output (-)				
Initialization								
RESET	38	40	Ι	Initialization				
Power Signals								
V _{SS}	17, 50, 90, 100 [†]	32, 52, 9, 19 [†]	-	Ground				
V _{DD}	6 [†] , 8, 31, 32, 91	21 [†] , 23, 33, 34, 10	-	Processor power (+)				

 \dagger The V_{SS} and V_{DD} connections service the DAC circuitry. Their pins tend to sustain a higher current draw. A dedicated decoupling capacitor across these pins is therefore required.

Absolute Maximum Ratings

Absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	–0.3 to 7 V
Supply current, I _{DD} (see Note 2)	35 mA
Input voltage range, V _I (see Note 1)	–0.3 to V _{DD} + 0.3 V
Output voltage range, V ₀ (see Note 1)	–0.3 to V _{DD} + 0.3 V
Storage temperature range, T _A	–30°C to 125°C

WARNING:

Stressing the SC-605 beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTES: 1. Unless otherwise noted, all voltages are measured with respect to Vss. 2. The total supply current includes the current out of all the I/O pins as well as the operating current of the device.

Recommended Operating Conditions

	MIN	MAX	UNIT
Supply voltage (with respect to V_{SS}), V_{DD}	3	5.2	V
CPU clock rate (as programmed), f _(CPU)	64	12,320	kHz
Load resistance between DAC _P and DAC _M R _(DAC)	32		Ω
Operating free-air temperature, T _A Device functionality	0	70	°C

Timing Requirements

		MIN	MAX	UNIT
t _(RESET)	Reset low pulse width, while V _{DD} is within specified limits	100		ns
t1 _(WIDTH)	Pulse width required prior to a negative transition at pin PD3, PD5, or PF0 \rightarrow PF7 [‡]	2		1/F _{CPU}
t2 _(WIDTH)	Pulse width required prior to a positive transition at pin PD2 or PD4 †	2		1/F _{CPU}

‡ While these pins are being used as interrupt inputs.



Figure 2: External Interrupt Pin Pulse Width Requirements t1_{WIDTH} and t2_{WIDTH}

DC Electrical Characteristics, TA = 0 to 70°C

PARAME	TER	TEST CONDIT	TIONS	MIN	TYP§	MAX	UNIT
		V _{DD} = 3 V	Positive going threshold		2.4		
	Threshold changes		Negative going threshold		1.8		V
RESET			Hysteresis		0.6		
RESEI_			Positive going threshold		3.3		V
		V _{DD} = 5.2 V	Negative going threshold		2.9		
			Hysteresis		0.4		
		V _{DD} = 3 V	-	2		3	
VIH	High-level input voltage	V _{DD} = 4.5 V		3		4.5	V
		V _{DD} = 5.2 V		3.5		5.2	
		V _{DD} = 3 V		0		1	
V _{IL}	Low-level input voltage	V _{DD} = 4.5 V		0		1.5	V
		V _{DD} = 5.2 V		0		1.7	
I _{OH} ¶	High-level output current per pin of I/O port		V _{OH} = 4 V			-2	mA
l _o _¶	Low-level output current per pin of I/O port	V _{DD} = 4.5 V	V _{OL} = 0.5 V			5	mA
I _{OH (DAC)}	High-level output DAC current	V _{DD} - 4.5 V	$V_{OH} = 4 V$			-10	mA
I _{OL (DAC)}	Low-level output DAC current		V _{OL} = 0.5 V			20	mA
l _{ikg}	Input leakage current	Excludes OSC _{IN}				1	μA
I(STANDBY)	Standby current	RESET is low			0.05	10	μA
I _{DD} [†]	Operating current	V _{DD} = 4.5 V, F _{CLOCK} = 12.32 MHz			15		mA
I(SLEEP-deep)		V _{DD} = 4.5 V, DAC off, ARM set, OSC disabled			0.05	10	
I(SLEEP-mid)	Supply current	V_{DD} = 4.5 V, DAC off, ARM set, OSC enabled			40	60	μA
I(SLEEP-light)		V _{DD} = 4.5 V, D	AC off, ARM clear, OSC enabled		60	100	
V _{IO}	Input offset voltage	V _{DD} = 4.5 V, V _{ref} = 1 to 4.25 V			25	50	mV
R _(PULLUP)	F port pullup resistance	$V_{DD} = 5 V$		70	150		KΩ
$\Delta \mathbf{f}_{(\text{RTO-trim})}$	Trim deviation	R_{RTO} = 470 kΩ, V _{DD} = 4.5 V, T _A = 25°C, f _{RTO} = 8.192 MHz (PLL setting = 7 Ch) [‡]			±1%	±3%	
$\Delta \mathbf{f}_{(\text{RTO-volt})}$	Voltage deviation	R_{RTO} = 470 kΩ, V _{DD} = 3.5 to 5.2 V, T _A = 25°C, f _{RTO} = 8.192 MHz (PLL setting = 7 Ch) [‡]				±1.5%	
$\Delta \mathbf{f}_{(\text{RTO-temp})}$	Temperature deviation	R_{RTO} = 470 kΩ, V _{DD} = 4.5 V, T _A = 0 to 70°C, f _{RTO} = 8.192 MHz (PLL setting = 7 Ch) [‡]			±0.03		%/°C
$\Delta \mathbf{f}_{(\text{RTO-res})}$	Resistance deviation	V_{DD} = 4.5 V, T _A = 25°C, R _(OSC) = 470 kΩ at ±1%, f _{RTO} = 8.192 MHz (PLL setting = 7 Ch) [‡]			±1%		

 \dagger Operating current assumes all inputs are tied to either V_{SS} or V_{DD} with no input currents due to programmed pullup resistors. The DAC output and other outputs are open circuited.

‡ The best trim value is selected at nominal temperature and voltage but the deviation due to the trim error is ignored.

§ Typical voltage and current measurement taken at 25°C

¶ Cannot exceed 15 mA total per internal V_{DD} pin. Port A, B share 1 internal V_{DD} pin; Port C, D share 1 internal V_{DD}.

External Component Absolute Values

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
R _(RTO)	RTO external resistance	$T_A = 25^{\circ}C$, 1% tolerance		470	ķ
C _(PLL)	PLL external capacitance	$T_A = 25^{\circ}C$, 10% tolerance		3300	pF

Mechanical Data

LQFP 100 PLASTICQUAD FLATPACK (14x14x1.4 mm)



Die Size = 144.88 x 147.64 Mil Pad Size = 256 x 256 Mil Units = Metric

Pad	Pin	X-Axis Min	Y-Axis Min	X-Axis Max	Y-Axis Max
1	82	3402.53	622.82	3488.53	708.82
2	83	3402.53	776.82	3488.53	862.82
3	84	3402.53	930.82	3488.53	1016.82
4	85	3402.53	1084.82	3488.53	1170.82
5	86	3402.53	1238.82	3488.53	1324.82
			1392.82		
6	87 88	3402.53 3402.53	1546.82	3488.53	1478.82 1632.82
				3488.53	
8	89	3402.53	1700.82	3488.53	1786.82
9	90	3381.68	1852.09	3467.68	1938.09
10	91	3380.92	1957.97	3466.92	2043.97
11	92	3402.53	2110.12	3488.53	2196.12
12	93	3402.53	2264.12	3488.53	2350.12
13	94	3402.54	2418.12	3488.54	2504.12
14	95	3402.54	2572.12	3488.54	2658.12
15	96	3402.53	2726.12	3488.53	2812.12
16	97	3402.53	2880.12	3488.53	2966.12
17	98	3402.53	3034.12	3488.53	3120.12
18	99	3402.53	3188.12	3488.53	3274.12
19	100	3370.73	3325.11	3456.73	3411.11
20	5	3174.50	3395.51	3260.50	3481.51
21	6	3066.70	3395.62	3152.70	3481.62
22	7	2958.55	3395.51	3044.55	3481.51
23	8	2825.20	3395.61	2911.20	3481.61
24	9	2696.92	3426.74	2782.92	3512.74
25	10	2591.16	3426.74	2677.16	3512.74
26	11	2486.92	3426.74	2572.92	3512.74
27	12	2381.16	3426.74	2467.16	3512.74
28	13	2276.92	3426.74	2362.92	3512.74
29	14	2171.16	3426.74	2257.16	3512.74
30	15	2066.92	3426.74	2152.92	3512.74
31	16	1961.16	3426.74	2047.16	3512.74
32	17	1829.33	3396.38	1915.33	3482.38
33	31	133.08	3075.02	219.08	3161.02
34	32	133.08	2959.97	219.08	3045.97
35	33	111.44	2843.09	197.44	2929.09
36	34	111.44	2731.75	197.44	2817.75
37	35	111.44	2615.10	197.44	2701.10
38	36	111.44	2503.80	197.44	2589.80
39	37	111.44	2303.80	197.44	2389.80
40	37	111.44	2249.28	197.44	2335.28
40	39	111.44	2088.83	197.44	2335.28
41	- 39 - 40	111.47	2000.03	197.47	2020.83
43	41	111.47	1780.83	197.47	1866.83
44	42	111.47	1626.83	197.47	1712.83
45	43	111.47	1472.83	197.47	1558.83
46	44	111.47	1318.83	197.47	1404.83
47	45	111.47	1164.84	197.47	1250.84
48	46	111.47	1010.84	197.47	1096.84
49	47	111.44	897.45	197.44	983.45
50	48	111.44	786.15	197.44	872.15
51	49	111.44	674.88	197.44	760.88
52	50	132.30	565.86	218.30	651.86

Ordering Information

Part	Ordering P/N	Shipping P/N	Description
SC-605 DIE	SC605-R	65-xxxx-x (ROM specific)	Tested, Singulated SC-605 die in waffle pack.
SC-605 LQFP	SC605-RL1	65-xxxx-x (ROM specific)	SC-605 100 pin 14x14x1.4mm LQFP

The Interactive Speech[™] Product Line

The Interactive Speech line of ICs and software was developed to "bring life to products" through advanced speech recognition and audio technology.

The Interactive Speech Product Line was designed for consumer telephony products and cost-sensitive consumer electronic applications such as home electronics, personal security, and personal communication.

The product line includes award-winning RSC series general-purpose microcontrollers and tools, SC series of speech microcontrollers, plus a line of easy-to-implement chips that can be pin-configured or controlled by an external host microcontroller. Sensory's software technologies run on a variety of microcontrollers and DSPs.

RSC Microcontrollers and Tools

The RSC product line contains low-cost 8-bit speech-optimized microcontrollers designed for use in consumer electronics. All members of the RSC family are fully integrated and include A/D, pre-amplifier, D/A, ROM, and RAM circuitry. The RSC family can perform a full range of speech/audio functions including speech recognition, speaker verification, speech and music synthesis, and voice record/playback. The family is supported by a complete suite of evaluation tools and development kits.

SC Microcontrollers and Tools

The SC-6x product line feature the highest guality speech synthesis ICs at the lowest data rate in the industry. The line includes a 12.32 MIPS processor for high-quality low data-rate speech compression and MIDI music synthesis, with plenty of power left over for other processor and control functions. Members of the SC-6x line can store as much as 37 minutes of speech on chip and include as much as 64 I/O pins for external interfacing. Integrating this broad range of features onto a single chip enables developers to create products with high guality, long duration speech at very competitive price points.

Application Specific Standard Products (ASSPs)

Voice DirectTM 364 provides inexpensive speaker-dependent speech recognition and speech synthesis. This easy-to-use, pinconfigurable chip requires no custom programming and can recognize up to 60 trained words in slave mode, and 15 words in standalone mode. Ideal for speaker-dependent command and control of household consumer products, Voice Direct* 364 is part of a complete product line that includes the IC, module, and Voice Direct 364 Speech Recognition Kit.

Voice Extreme™ simplifies the creation of fully custom speech-enabled products by offering developers the capability of programming the chip in a high-level C-like language. Program code, speech data, and even record and playback information can be stored on a single off-chip Flash memory. Based on Sensory's RSC-364 speech processor, Voice Extreme includes a highly efficient on-chip code interpreter, and is supported by a comprehensive suite of low-cost development tools.

Software and Technology

Voice Activation[™] micro footprint software provides advanced speech technology on a variety of microcontroller and DSP platforms. A flexible design with a broad range of technologies allows manufacturers to easily integrate speech functionality into consumer electronic products.

Fluent Speech™ small footprint software recognizes up to 50,000 words; offers Animated Speech with the ability to automate enunciation and articulation; performs text-to-speech synthesis in either male or female voices; provides noise and echo cancellation, performs Wordspotting for natural language usage; offers telephone barge-in; and provides continuous digit recognition.

Important notices

Reasonable efforts have been made to verify the accuracy of information contained herein, however no guarantee can be made of accuracy or applicability. Sensory reserves the right to change any specification or description contained herein. Sensory reserves the right to make changes to or to discontinue any product or service identified in this publication at any time without notice in order to improve design and supply the best possible product. Sensory does not assume responsibility for use of any circuitry other than circuitry entirely embodied in a Sensory product. Information contained herein is provided gratuitously and without liability to any user. Reasonable efforts have been made to verify the accuracy of this information but no guarantee whatsoever is given as to the accuracy or as to its applicability to particular uses. Applications described in this data sheet are for illustrative purposes only, and Sensory makes no warranties or representations that the RSC/SC series of products will be suitable for such applications. In every instance, it must be the responsibility of the user to determine the suitability of the products for each application. Sensory products are not authorized for use as critical components in life support devices or systems. Sensory conveys no license or title, either expressed or implied, under any patent, copyright, or mask work right to the RSC series of products, and Sensory makes balance between recognition and synthesis no warranties or representations that the RSC series of products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Nothing contained herein shall be construed as a recommendation to use any product in violation of existing patents or other rights of third parties. The sale of any Sensory product is subject to all Sensory Terms and Conditions of Sales and Sales Policies.

> © 2001 SENSORY, INC. ALL RIGHT RESERVED. Sensory is registered by the U.S. Patent and Trademark Office. All other trademarks or registered trademarks are the property of their respective owners.













1991 Russell Ave., Santa Clara, CA 95054 Tel: (408) 327-9000 Fax: (408) 727-4748