


# 5AC312 1-MICRON CMOS 12-MACROCELL PLD

- High-Performance LSI Semi-Custom Logic Alternative for Low-End Gate Arrays, TTL, and 74HC- or 74HCT SSI and MSI Logic, and PLDs
- High Speed tpD 25 ns, 66 MHz Performance Pipelined, 33.3 MHz w/Feedback
- 12 Macrocells with Programmable I/O Architecture; Up To 22 Inputs (10 Dedicated, 12 I/O)
- 8 Programmable Inputs Configurable as Latches, Registers, or Flow-Through
- Flow-Through Input or Global CLK Pin; 1 Flow-Through Input or Global ILE/ ICLK Pin
- Programmable AND, Allocatable OR Design Allows up to 16 P-Terms per Macrocell
- Software-Supported P-Term Allocation Between Adjacent Macrocells

- Programmable Output Registers
  Configurable as D, T, JK, or SR Types
- Dual Feedback on All Macrocells for Implementing Burled Registers with Bidirectional I/O
- 2 P-Terms on All Macrocell Control Signals
- Programmable Low-Power Option for Standby Operation; 100 μA Typical Standby Current
- UV Erasable (CerDIP) EPROM Technology or OTP
- 100% Generically Tested EPROM Logic Control Array
- Programmable Security Bit Allows 100% Protection of Proprietary Designs
- Available in 24-Pin 300-mil CerDIP/PDIP and 28-Pin PLCC Packages

(See Packaging Spec., Order Number 240800, Package Type D, P and N)






Figure 1. Pin Configurations

290156-2



#### INTRODUCTION

The Intel 5AC312 CMOS PLD (Programmable Logic Device) represents an innovative approach to overcoming the primary limitations of standard PLDs. Due to a proprietary I/O architecture and macrocell structure, the 5AC312 is capable of implementing high performance logic functions more effectively than previously possible. It can be used as an alternative to low-end gate arrays, multiple programmable logic devices or LS-, HC- or HCT SSI and MSI logic devices. Input and macrocell features for the 5AC312 are a superset of features offered by other PLD-type products.

The 5AC312 uses advanced CMOS EPROM cells as logic control elements instead of poly-silicon fuses. This technology allows the 5AC312 to operate at levels necessary in high performance systems while significantly reducing the power consumption. Its programmable stand-by function reduces power consumption to almost "zero" in applications where a slight speed loss is traded for power savings.

## ARCHITECTURE DESCRIPTION

The architecture of the 5AC312 is based on the familiar "Sum-Of-Products" programmable AND, fixed OR structure, though the 5AC312 macrocell contains a number of significant functional enhancements. This device can implement both combinational and sequential logic functions through

a highly flexible macrocell and I/O structure. The 5AC312 has been designed to effectively implement both combinational-register and register-combinational-register forms of logic to easily accommodate state machine designs.

Figure 2 shows a global view of the 5AC312 architecture. The 5AC312 contains a total of 12 I/O macrocells, 8 user-programmable input structures, and 2 additional inputs that can be programmed to serve as either combinatorial inputs or clock inputs. Each of the eight inputs can be individually configured as a latch, register, or flow-through input. Input latches/registers can be synchronously or asynchronously clocked.

Each macrocell is further sub-divided into 16 Product Terms with 8 Product Terms dedicated to the control signals OE, PRESET, ASYNCH. CLK and CLEAR, and 8 Product Terms available for the general data array (see Figure 3).

The basic macrocell architecture of the 5AC312 includes a user-programmable AND array and a user-configurable OR array. The inputs to the programmable AND array originate from the true and complement signals from the programmable input structure, the dedicated inputs, and the 24 feedback paths from the 12 I/O macrocells.

#### PROGRAMMABLE INPUTS

Figure 4 shows a block diagram of the 5AC312 input architecture. This device contains 8 user-program-






Figure 2. 5AC312 Architecture






Figure 3. 5AC312 Basic Macrocell Structure






Figure 4. 5AC312 Input Structure

mable input structures that can be individually configured to work in one of five modes:

- Input register (D-register), synchronous operation
- Input register (D-register), asynchronous operation
- Input latch (D-latch), synchronous operation
- Input latch (D-latch), asynchronous operation
- Flow-through input

The configuration is accomplished through the programming of EPROM architecture control bits by

the logic compiler and programmer software. If synchronous operation is chosen, the ILE/ICLK/INP becomes an ILE/ICLK (Input Latch Enable) input global to all input latch/register structures. For asynchronous operation, ILE/ICLK/INP can be used as a normal input (flow-through input) to the device while a separate Product Term in the control array is used to derive an input clock signal for the input structure. Because the clock signal for each input structure can be individually selected, a mix between synchronously and asynchronously clocked input structures is also possible.



#### MACROCELLS

Each of 12 macrocells in the 5AC312 contains 8 p-terms (Product Terms) to support logic functions. These 8 p-terms are subdivided into 2 groups each containing 4 p-terms. This grouping of p-terms supports the proprietary p-term allocation scheme.

## **Register Configuration**

Each macrocell can be configured as a D, T, RS, or JK register. The 8 p-terms for control functions are organized so that 2 p-terms support *each of the four* control signals. Control signals in the 5AC312 are: Output Enable (OE), asynchronous I/O register preset (PRESET), asynchronous clock for I/O registers (ASYNCH. CLK), and asynchronous I/O register reset (CLEAR). Availability of 2 p-terms per control signal is another feature that increases the efficiency of the device by reducing the need to use intermediate macrocells sometimes needed to implement control functions.

CLK is a global clock signal that can be used to synchronously clock any or all macrocell registers. It can be used as an input to the logic array at the same time as a macrocell clock. When CLK is not used as a synchronous clock, it functions only as a dedicated input to the logic array.

## **Combinatorial Configuration**

The macrocell register can be bypassed to implement combinatorial logic functions. When configured to provide combinatorial logic, only the OE control signal is used.

#### **Invert Select Bit**

An invert select EPROM bit is used to invert the product term input into each macrocell register, including double inputs on JK and SR registers. This invert option allows the highest possible logic utilization by use of DeMorgan's logic inversion.

#### LOGIC ARRAY

Each intersecting point in the logic array contains a programmable EPROM connection. Initially (erased state), all connections are complete, i.e., both true and complement states of all signals are connected to each p-term.

Connections are opened during programming. When both the true and complement connections exist, a logical false results on the output of the AND gate. If both the true and complement connections of a signal are programmed "open", then a logic "don't care" results for that signal. If all connections for a p-term are programmed open, then a logical true results on the output of the AND gate.

### PRODUCT TERM ALLOCATION

Product Term allocation is defined as taking logic resources (p-terms) away from macrocells where they are not used to support demand for more than 8 Product Terms in other areas of the chip. In the 5AC312, this allocation can occur in increments of 4 p-terms between adjacent macrocells.

The 12 macrocells available in the 5AC312 are grouped into two "rings" with 6 macrocells per ring. Product Terms can be allocated in a "shift register" mode inside a ring; allocation of Product Terms between the rings is not supported. The two rings are shown in Figure 2 and listed in Table 1.

#### Example:

The logic function in macrocell 4 requires 16 p-terms. In this case, the iPLS II software allocates 4 p-terms from the previous macrocell in Ring 1 (macrocell 3) and 4 p-terms from the next macrocell in Ring 1 (macrocell 5) to accumulate a total of 16 p-terms (8 + 4 + 4). This implementation leaves macrocells 3 and 5 with a remainder of 4 p-terms each. These remaining p-terms in macrocells 3 and 5 can also be allocated away to or can be supplemented with p-terms from their respective previous/next macrocells in Ring 1.

Applying this scheme to the 5AC312 it becomes clear that any macrocell inside the device can support logic functions requiring between 0 and 16 Product Terms. Product Terms allocated away from a macrocell do not affect that macrocell's output structure. If all Product Terms are allocated "away" from a macrocell, the input to that macrocell's I/O control block is tied to GND. This polarity can be changed by programming the invert select EPROM bit. The I/O register as well as all secondary controls to this I/O control block are still available and can be used if needed.



The Product Term allocation scheme described above is automatically supported by iPLS II V2.0 and is transparent to the user. Users can still use explicit pin assignments, but should assign pins in a way that does not conflict with p-term allocation. Software support allows the control signals on macrocells to be used to implement simple logic functions even when all the input p-terms have been allocated to adjacent macrocells.

**Table 1. Product Term Allocation Rings** 

	Ring 1			Ring 2	
Current Macro- cell	Next Macro- cell	Previous Macro- cell	Current Macro- cell	Next Macro- cell	Previous Macro- cell
1	2	6	7	8	12
2	3	1	8	9	7
3	4	2	. 9	10	8
4	5	3	10	11	9
5	6	4	11	12	10
6	1	5	12	7	11




Figure 5. Product Term Allocation (8+4+4)



### DUAL-FEEDBACK/BURIED LOGIC

Macrocell output can be fed back to the logic array on either one of the two feedback paths. If the pin feedback is used (connected after the output buffer), bidirectional I/O can be implemented. If the internal feedback path is used to implement a buried register or buried logic function, the pin feedback is still available for use as an input. The availability of dual feedbacks on the 5AC312 enhances resource efficiency over single feedback devices.

## **AUTOMATIC STANDBY MODE**

The 5AC312 contains a programmable bit, the Turbo Bit, that optimizes operation for speed or for power savings. When the Turbo Bit is programmed (TURBO = ON), the device is optimized for maximum speed. When the Turbo Bit is not programmed (TURBO = OFF), the device is optimized for power savings by entering standby mode during periods of inactivity.

Figure 6 shows the device entering standby mode approximately 100 ns after the last input or I/O transition. When the next input or I/O transition is detected, the device returns to active mode. Wakeup time adds an additional 20 ns to the propagation delay through the device as measured from the first transition. No delay will occur if an output is dependent on more than one input and the last of the inputs changes after the device has returned to active mode.

After erasure, the Turbo Bit is unprogrammed (OFF); automatic standby mode is enabled. When the Turbo Bit is programmed (ON), the device never enters standby mode.

## **POWER-ON CHARACTERISTICS**

Macrocell registers of the 5AC312 experience a reset to their inactive state (logic low) upon  $V_{CC}$  power-up. Using the PRESET function available to each macrocell, any particular register preset can be achieved after power-up. 5AC312 inputs and outputs begin responding within 10  $\mu$ s (6  $\mu$ s typical) after  $V_{CC}$  power-up or after a power-loss/power-up sequence. Input registers are not reset on power-up and are indeterminate. Input latches reflect the state of the input pins on power-up.




Figure 6. 5AC312 Standby and Active Mode Transitions



# **ERASED STATE CONFIGURATION**

After erasure and prior to programming, all macrocells are configured as combinatorial, inverted outputs with output buffers three-stated. Inputs are configured as synchronous registers.

## **ERASURE CHARACTERISTICS**

Erasure time for the 5AC312 is 1 hour at 12,000  $\mu$ W/cm<sup>2</sup> with a 2537Å UV lamp.

Erasure characteristics of the device are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000Å. It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase the typical 5AC312 in approximately six years, while it would take approximately two weeks to erase the device when exposed to direct sunlight. If the device is to be exposed to these lighting conditions for extended periods of time, conductive opaque labels should be placed over the device window to prevent unintentional erasure.

The recommended erasure procedure for the 5AC312 is exposure to shortwave ultraviolet light with a wavelength of 2537Å. The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of forty (40) Wsec/cm2. The erasure time with this dosage is approximately 1 usina an ultraviolet lamp 12,000 μW/cm<sup>2</sup> power rating. The device should be placed within 1 inch of the lamp tubes during exposure. The maximum integrated dose the 5AC312 he exposed to without damage 7258 Wsec/cm<sup>2</sup> (1 week at 12,000 µW/cm<sup>2</sup>). Exposure to high intensity UV light for longer periods may cause permanent damage to the device.

# **Intelligent Programming Algorithm**

The 5AC312 supports the Intelligent Programming algorithm which rapidly programs Intel PLDs, while maintaining a high degree of reliability. This method ensures reliability as the incremental program margin of each bit has been verified in the programming process. (Programming information for the 5AC312 is available from Intel by request.)

### **DESIGN SECURITY**

A Security Bit provides a programmable security option to protect the data programmed in the device. Once this bit is set during programming, subsequent attempts to read the device architecture information are prevented. This method provides a higher degree of design security than fuse-based devices, since programmed EPROM cells are invisible even to microscopic examination. The Security Bit (also called the Verify Protect Bit), along with all the other EPROM cells, is reset by erasing the device.

#### LATCH-UP IMMUNITY

All of the input, I/O, and clock pins of the device have been designed to resist latch-up which is inherent in inferior CMOS structures. The 5AC312 is designed with Intel's proprietary 1-micron CMOS EPROM process. Thus, each of the pins will not experience latch-up with currents up to  $\pm\,100$  mA and voltages ranging from  $-\,0.5V$  to (VCC  $+\,0.5V$ ). The programming pin is designed to resist latch-up to the 13.5 maximum device limit.

## **DESIGN RECOMMENDATIONS**

For proper operation, it is recommended that all input and output pins be constrained to the voltage range (GND < ( $V_{IN}$  or  $V_{OUT}$ ) <  $V_{CC}$ . All unused inputs and I/Os should be tied to  $V_{CC}$  or GND to minimize power consumption (do not leave them floating). A power supply decoupling capacitor of at least 0.2  $\mu$ F must be connected directly between each  $V_{CC}$  and GND pin.

As with all CMOS devices, ESD handling procedures should be used with the 5AC312 to prevent damage to the device during programming, assembly, and test.

## **FUNCTIONAL TESTING**

Since the logical operation of the 5AC312 is controlled by EPROM elements, the device is completely testable during the manufacturing process. Each programmable EPROM bit controlling the internal logic is tested using application-independent test patterns. EPROM cells in the 5AC312 are 100% tested for programming and erase. After testing, the devices are erased before shipments to the customers. No post-programming tests of the EPROM array are required.



The testability and reliability of EPROM-based programmable logic devices are important features over similar devices based on fuse technology. Fuse-based programmable logic devices require a user to perform post-programming tests to insure device functionality. During the manufacturing process, tests on these parts can only be performed in very restricted manners to prevent pre-programming of the array.

#### SOFTWARE SUPPORT

Full logic compilation and functional simulation for the 5AC312 is supported by PLDshell Plus software. The GUPI Logic-IID provides programming support on Intel programmers.

PLDshell Plus design software is Intel's user-friendly design tool for uPLD design. PLDshell Plus allows users to incorporate their preferred text editor, programming software, and additional design tools into a easy-to-use, menued design environment that includes Intel's PLDasm logic compiler and simulation software along with disassembly, conversion and translation utilities. The PLDasm compiler and simulator software accepts industry-standard PDS source files that express designs as Boolean equations, truth tables, or state machines. On-line help, datasheet briefs, technical notes, and error message information, along with waveform viewing/ printing capability make the design task as easy as possible. PLDshell Plus software is available from Intel Literature channels or from your local Intel sales representative.

Tools that support schematic capture and timing simulation for the 5AC312 are available. Please refer to the "Development Tools" section of the Programmable Logic handbook.

The 5AC312 is also supported by third-party logic compilers such as ABEL\*, CUPL\*, PLDesigner\*, Log/IC\*, etc. Programming support is provided by third-party programmer companies such as Data I/O, Logical Devices, STAG, etc. Please refer to the "Third-Party Support" lists in the *Programmable Logic* handbook for complete information and vendor contacts.

## ORDERING INFORMATION

t <sub>PD</sub> (ns)		f <sub>MAX</sub> (MHz)	Order Code	Package	Operating Range
25	15	66	D5AC312-25	†CERDIP	Commercial
			P5AC312-25	PDIP	
			N5AC312-25	PLCC	
30	18	50	D5AC312-30	†CERDIP	Commercial
			P5AC312-30	PDIP	
			N5AC312-30	PLCC	
30	18	50	TN5AC312-30	PLCC	Industrial

†Windowed package allows UV erase.



# **ABSOLUTE MAXIMUM RATINGS\***

Supply Voltage (V<sub>CC</sub>) (1) . . . . . . -2.0V to +7.0V Programming Supply Voltage (V<sub>PP</sub>) (1) . . . . . . -2.0V to +13.5V D.C. Input Voltage (V<sub>I</sub>)(1, 2) . . . -0.5V to V<sub>CC</sub> +0.5V Storage Temperature (T<sub>stg</sub>) . . .  $-65^{\circ}$ C to  $+150^{\circ}$ C Ambient Temperature (T<sub>amb</sub>) (3) . .  $-10^{\circ}$ C to  $+85^{\circ}$ C NOTES:

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

# RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.25	٧
V <sub>IN</sub>	Input Voltage	0	Vcc	٧
Vo	Output Voltage	0	Vcc	V
TA	Operating Temperature	0	+70	•c
t <sub>R</sub>	Input Rise Time		500	ns
t <sub>F</sub>	Input Fall Time		500	ns

# **D.C. CHARACTERISTICS** $T_A = 0^{\circ}\text{C to} + 70^{\circ}\text{C}, V_{CC} = 5.0V \pm 5\%$

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V <sub>IH</sub> (4)	High Level Input Voltage	2.0		V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub> (4)	Low Level Input Voltage	-0.3		0.8	V	
V <sub>OH</sub> (5)	High Level Output Voltage	2.4			V	$I_{O} = -4.0$ mA D.C., $V_{CC} = min$ .
V <sub>OL</sub>	Low Level Output Voltage			0.45	٧	l <sub>O</sub> = 8.0 mA D.C., V <sub>CC</sub> = min.
l <sub>l</sub>	Input Leakage Current			±10	μΑ	V <sub>CC</sub> = max., GND < V <sub>IN</sub> < V <sub>CC</sub>
loz	Output Leakage Current			±10	μА	V <sub>CC</sub> = max., GND < V <sub>OUT</sub> < V <sub>CC</sub>
I <sub>SC</sub> (6)	Output Short Circuit Current	-30		-90	mA	V <sub>CC</sub> = max., V <sub>OUT</sub> = 0.5V
I <sub>SB</sub> <sup>(7)</sup>	Standby Current		100	300	μА	V <sub>CC</sub> = max., V <sub>IN</sub> = V <sub>CC</sub> or GND, Standby Mode

<sup>1.</sup> Voltages with respect to GND.

<sup>2.</sup> Minimum D.C. input is -0.5V. During transitions, the inputs may undershoot to -2.0V or overshoot to +7V for periods of less than 20 ns under no load conditions.

<sup>3.</sup> Under bias. Extended temperature range versions are available.



# **D.C. CHARACTERISTICS** $T_A = 0^{\circ}C$ to $+70^{\circ}C$ , $V_{CC} = 5.0V \pm 5\%$ (Continued)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
loc	Power Supply Current (See I <sub>CC</sub> vs Freq. Graph)		10		mA	V <sub>CC</sub> = max., V <sub>IN</sub> = V <sub>CC</sub> or GND, No Load, Input Freq. = 1 MHz Active Mode (Turbo = Off), Device Prog. as 12-Bit Ctr.


#### NOTES:

- 4. Absolute values with respect to device GND; all over and undershoots due to system or tester noise are included. Do not attempt to test these values without suitable equipment.
- 5.  $I_O$  at CMOS levels (3.84V) = -2 mA.
- 6. Not more than 1 output should be tested at a time. Duration of that test must not exceed 1 second.
- 7. With Turbo Bit Off, device automatically enters standby mode approximately 100 ns after last input transition.


## **CAPACITANCE**

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
C <sub>IN</sub>	Input Capacitance			8	pF	V <sub>IN</sub> = 0V, f = 1.0 MHz
C <sub>OUT</sub>	I/O Capacitance			15	pF	V <sub>OUT</sub> = 0V, f = 1.0 MH:
C <sub>CLK</sub>	ILE/ICLK/INP2 Capacitance			12	pF	V <sub>IN</sub> = 0V, f = 1.0 MHz
Сурр	V <sub>PP</sub> Pin (CLK/INP1)			25	ρF	V <sub>IN</sub> = 0V, f = 1.0 MHz

#### A.C. TESTING LOAD CIRCUIT



## A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. Testing: Inputs are driven at 3.0V for a Logic "1" and 0V for a Logic "0". Timing Measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0" on inputs. Outputs are measured at a 1.5V point. Device input rise and fall times < 6 ns.

# **A.C. CHARACTERISTICS** $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ , $V_{CC} = 5.0 \text{V} \pm 5\%$ , Turbo Bit "On"(8)

Symbol From	From	То	5AC312-25			5AC312-30			Non-(10) Turbo	Unit
			Min	Тур	Max	Min	Тур	Max	Mode	
t <sub>PD</sub>	Input or I/O	Comb. Output		20	25		25	30	+20	ns
t <sub>PZX</sub> (9)	Input or I/O	Output Enable		20	25		25	30	+20	ns
t <sub>PXZ</sub> (9)	Input or I/O	Output Disable		20	25		25	30	+ 20	ns
t <sub>CLR</sub>	Asynch. Reset	Q Reset		20	25		25	30	+ 20	ns
<b>t</b> SET	Asynch. Set	Q Set		20	25		25	30	+ 20	ns

## NOTES:

- 8. Typical values are at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V$ , Active Mode.
- 9.  $t_{PZX}$  and  $t_{PXZ}$  are measured at  $\pm 0.5 V$  from steady-state voltage as driven by spec. output load.  $t_{PXZ}$  is measured with  $C_L = 5 \ pF$ .
- 10. If device is operated with Turbo Bit Off (Non-Turbo Mode) and the device has been inactive for approximately 100 ns, increase time by amount shown.



# SYNCHRONOUS CLOCK MODE (MACROCELLS) A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = 5.0V \pm 5\%$ , Turbo Bit On(8)

Symbol	Parameter	5AC312-25			Ę	AC312-	30	Non-(10) Turbo	Unit
		Min	Тур	Max	Min	Тур	Max	Mode	
fMAX	Max. Frequency (Pipelined) 1/t <sub>SU</sub> No Feedback		80	66		66	50		MHz
f <sub>CNT1</sub>	Max. Count Frequency 1/(t <sub>SU</sub> + t <sub>CO</sub> )—External Feedback		40	33.3		33	26.3		MHz
fCNT2	Max. Count Frequency 1/t <sub>CNT</sub> —Internal Feedback		40	33.3		35	28.5		MHz
t <sub>SU1</sub>	Input Setup Time to CLK ↑	15	12		20	18		+ 20	ns
t <sub>SU2</sub>	I/O Setup Time to CLK ↑	15	12		20	18		+ 20	ns
t <sub>H</sub>	I or I/O Hold after CLK ↑	0			0				ns
tco	CLK↑ to Output Valid		10	15		12	18		ns
<sup>t</sup> CNT	Macrocell Output Feedback to Macrocell Input—Internal Path		25	30		30	35	+ 20	ns
t <sub>CH</sub>	CLK High Time	7			9			-	ns
t <sub>CL</sub>	CLK Low Time	7			9				ns
t <sub>CW</sub>	Minimum Clock Period	15			20				ns

# SYNCHRONOUS CLOCK MODE (INPUT STRUCTURE) A.C. CHARACTERISTICS

 $T_A = 0$ °C to +70°C,  $V_{CC} = 5.0V \pm 5$ %, Turbo Bit On(8)

Symbol	Parameter	5AC312-25			5	AC312-	Non-(10) Turbo	Unit	
		Min	Тур	Max	Min	Тур	Max	Mode	
fMAXI	Max. Frequency (1/t <sub>CWI</sub> )		80	66		66	50		MHz
t <sub>SUIR</sub>	Input Register/Latch Setup Time before ILE/ICLK ↓	5	.,_		5				ns
t <sub>ESUI</sub> (11)	Input Latch Setup Time before ILE↑	5	-		5				ns
t <sub>COI</sub>	ICLK ↓ to Comb. Output		30	35		35	40	+20	ns
t <sub>EOI</sub>	ILE ↑ to Comb. Output		30	35		35	40	+ 20	ns
t <sub>HI</sub>	Input Hold after ICLK/ILE ↓	7			10				ns
t <sub>EHI</sub>	Input Hold after ILE \$\dsymbol{1}\$	7			10				ns
t <sub>CHI</sub>	ILE/ICLK High Time	7			9				ns
t <sub>CLI</sub>	ILE/ICLK Low Time	7			9				ns
t <sub>CWI</sub>	Minimum Input Clock Period	15			20			<u></u>	ns

#### NOTE

11. This specification must be met to guarantee t<sub>EOI</sub>. When ILE goes high before data is valid, use t<sub>PD</sub> instead of t<sub>EOI</sub>.



# ASYNCHRONOUS CLOCK MODE INPUT STRUCTURE A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = 5.0V \pm 5\%$ , Turbo Bit On(8)

Symbol	Parameter	5AC312-25			5	AC312-	30	Non-( <sup>10</sup> ) Turbo	Unit
		Min	Тур	Max	Min	Тур	Max	Mode	
<sup>f</sup> AMAXI	Max. Frequency Input Register 1/(tacLi + tacHi)		80	66		66	50		MHz
t <sub>ASUIR</sub>	Input Register/Latch Setup Time to Asynch. ILE/ICLK	0			0				ns
t <sub>AESUI</sub> (11)	Input Latch Setup Time before Asynch. ILE	0			0				ns
t <sub>ACOI</sub>	Asynch. ICLK to Comb. Output		40	48		45	55	+ 20	ns
t <sub>AEOI</sub>	Asynch. ILE ↑ to Comb. Output		40	48		45	55	+ 20	ns
t <sub>AHI</sub>	Input Register/Latch Hold after Asynch. ILE/ICLK	20	14		25	20		+ 20	ns
t <sub>AEHI</sub>	Input Hold after Asynch. ILE	20	14		25	20			ns
t <sub>ACHI</sub>	Asynch. ICLK High Time	7			9			+ 20	ns
<sup>t</sup> ACLI	Asynch. ICLK Low Time	7			9			+ 20	ns
t <sub>ACWI</sub>	Minimum Input Clock Period	15			20			+ 20	ns

# ASYNCHRONOUS CLOCK MODE MACROCELLS A.C. CHARACTERISTICS

 $T_A = 0$ °C to +70°C,  $V_{CC} = 5.0V \pm 5$ %, Turbo Bit On(8)

Symbol	Parameter	5	AC312-	25	5	AC312-	30	Non-(10) Turbo	Unit
		Min	Тур	Max	Min	Тур	Max	Mode	
famax	Max. Frequency (Pipelined) 1/(t <sub>ACL</sub> + t <sub>ACH</sub> )—No Feedback		80	66		66	50		MHz
fACNT1	Max. Frequency 1/(t <sub>ASU</sub> + t <sub>ACO</sub> )—External Feedback		35	28.5		33	23.8		MHz
fACNT2	Max. Frequency 1/t <sub>ACNT</sub> with Feedback		40	33.3		35	30		MHz
<sup>t</sup> ASU1	Input Setup Time to Asynch. Clock	10			12			+ 20	ns
t <sub>ASU2</sub>	I/O Setup Time to Asynch. Clock	10			12			+ 20	ns
t <sub>AH</sub>	Input or I/O Hold after Asynch. Clock	5	0		5	0			ns
t <sub>ACO</sub>	Asynch. CLK to Output Valid		20	25		25	30	+ 20	ns
tACNT	Register Output Feedback to Register Input— Internal Path		25	30		30	35	+ 20	ns
t <sub>ACH</sub>	Asynch. CLK High Time	7			9			+ 20	ns
t <sub>ACL</sub>	Asynch. CLK Low Time	7			9			+ 20	ns
t <sub>ACW</sub>	Minimum Asynch. CLK Period	15			20			+ 20	ns



# INPUT-CLOCK-TO-MACROCELL-CLOCK A.C. CHARACTERISTICS


 $T_A = 0$ °C to +70°C,  $V_{CC} = 5.0V \pm 5$ %, Turbo Bit On(8)

Symbol	Parameter	5AC312-25				AC312-	Non-(10) Turbo	Unit	
		Min	Тур	Max	Min	Тур	Max	Mode	
t <sub>C1C2</sub> (12)	Synchronous ILE/ICLK to Synchronous Macrocell CLK	25			30			+20	ns
·	Synchronous ILE/ICLK to Asynchronous Macrocell CLK	15			18			+20	ns
	Asynchronous ILE/ICLK to Synchronous Macrocell CLK	35			40	-		+20	ns
	Asynchronous ILE/ICLK to Asynchronous Macrocell CLK	25			35			+ 20	ns

#### NOTE:

# **SWITCHING WAVEFORMS**

## **COMBINATORIAL MODE**




<sup>12.</sup> Times for SETUP, HOLD, and OUTPUT VALID are shown in previous tables.




# **SWITCHING WAVEFORMS** (Continued)

# SYNCHRONOUS CLOCK MODE (MACROCELLS)




# SYNCHRONOUS CLOCK MODE (INPUT STRUCTURE)






# SWITCHING WAVEFORMS (Continued)

# ASYNCHRONOUS CLOCK MODE (INPUT STRUCTURE)



# **ASYNCHRONOUS CLOCK MODE (MACROCELLS)**





# **SWITCHING WAVEFORMS** (Continued)

# INPUT CLOCK-TO-MACROCELL CLOCK TIMING (CLOCKED PIPELINED DATA)

