



Ideal for Full Rate ADSL Applications

The THS6182 is a current feedback differential line driver

ideal for full rate ADSL systems. Its extremely low power

dissipation is ideal for ADSL systems that must achieve high densities in ADSL central office rack applications.

The unique architecture of the THS6182 allows the

quiescent current to be much lower than existing line

drivers while still achieving very high linearity without the

need for excess open loop gain. Fixed multiple bias settings of the amplifiers allow for enhanced power

savings for line lengths where the full performance of the

amplifier is not required. To allow for even more flexibility

and power savings, an IADJ pin is available to further lower

the bias currents while maintaining stable operation with

as little as 2 mA per channel. The wide output swing of 44

 V_{pp} differentially with ±12V power supplies allows for more

dynamic headroom, keeping distortion at a minimum. With

a low 3.2 nV/ \sqrt{Hz} voltage noise coupled with a low

10 pA/ \sqrt{Hz} inverting current noise, the THS6182

increases the sensitivity of the receive signals, allowing for

LOW POWER DISSIPATION ADSL LINE DRIVER

APPLICATIONS

DESCRIPTION

better margins and reach.

FEATURES

- Low Power Dissipation Increases ADSL Line Card Density
- Low THD of -88 dBc (100-Ω, 1 MHz)
- Low MTPR Driving +20 dBm on the Line
 - -76 dBc With High Bias Setting
 - -74 dBc With Low Bias Setting
- Wide Output Swing of 44V_{PP} Differential Into a 200 Ω Differential Load (V_{CC} = ±12 V)
- High Output Current of 600 mA (Typ)
- Wide Supply Voltage Range of ±5 V to ±15 V
- Pin Compatible With EL1503C and EL1508C
 Multiple Package Options
- Multiple Power Control Modes
 - 11 mA/ch Full Bias Mode
 - 7.5 mA/ch Mid Bias Mode
 - 4 mA/ch Low Bias Mode
 - 0.25 mA/ch Shutdown Mode
 - I_{ADJ} Pin for User Controlled Bias Current
 - Stable Operation Down to 2 mA/ch
- Low Noise for Increased Receiver Sensitivity
 - 3.2 nV/VHz Voltage Noise
 - 1.5 pA/√Hz Noninverting Current Noise
 - 10 pA/\/\Hz Inverting Current Noise

Typical ADSL CO Line Driver Circuit Utilizing Active Impedance





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

THS6182



SLLS544E - SEPTEMBER 2002 - REVISED JULY 2003



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage.

ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE CODE	SYMBOL	Τ _Α	ORDER NUMBER	TRANSPORT MEDIA			
THS6182RHF	Leadless 24-pin 4 mm x	RHF24	6182		THS6182RHFR	Tape and reel (3000 devices)			
11001021(11)	5 mm PowerPAD™		0102		THS6182RHFT	Tape and reel (250 devices)			
	SOIC-16	D–16 DW–20	THS6182	_40°C to 85°C	THS6182D	Tube (40 devices)			
THS6182D				THS6182	THS6182		Tape and reel (2500 devices)		
								THS6182DW	Tube (25 devices)
THS6182DW	SOIC-20		THS6182		THS6182DWR	Tape and reel (2000 devices)			

PACKAGE DISSIPATION RATINGS(1)

PACKAGE	PowerPAD SOLDERED(2) [☉] JA	PowerPAD NOT SOLDERED(3) [©] JA	ΘJC
RHF-24	32°C/W	74°C/W	1.7°C/W
D-16	-	62.9°C/W	25.7°C/W
DW-20	-	45.4°C/W	16.4°C/W

(1) Θ_{JA} values shown are typical for standard test PCBs only.

(2) For high power dissipation applications, use of the PowerPAD package and soldering the PowerPAD to the PCB is required. Failure to do so may result in reduced reliability and/or lifetime of the device. See TI technical brief SLMA002 for more information about utilizing the PowerPAD thermally enhanced package.

(3) Use of packages without the PowerPAD or not soldering the PowerPAD to the PCB, should be limited to low-power dissipation applications.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1)

ELECTRICAL	THS6182
Supply voltage, V _{CC} ⁽²⁾	±16.5 V
Input voltage, VI	±VCC
Output current, I _O (2)	1000 mA
Differential input voltage, VIO	±2 V
THERMAL	
Maximum junction temperature, any condition $^{(3)}$, T _J	150°C
Maximum junction temperature, continuous operation, long term reliability $^{ m (4)}$, T _J	125°C
Operating free–air temperature, T _A	–40°C to 85°C
Storage temperature, T _{sgt}	–65°C to 150°C
Lead temperature, 1,6 mm (1/16-inch) from case for 10 seconds	300°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The THS6182 may incorporate a PowerPAD on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature that could permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the PowerPAD thermally enhanced package.

(3) The absolute maximum temperature under any condition is limited by the constraints of the silicon process.

(4) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.



ABSOLUTE MAXIMUM RATINGS

ESD					
ESD ratings	НВМ	500 V			
	CDM	1500 V			
	MM	200 V			

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
	Dual supply	±5	±12	±15	
Supply voltage, VCC+ to VCC-	Single supply	10	24	30	v
Operating free-air temperature, TA		-40		85	°C
Operating junction temperature, contin	uous operation TJ	-40		125	°C
Normal storage temperature, Tstg		-40		85	°C

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, $T_A = 25^{\circ}C$, $V_{CC} = \pm 12$ V, $R_F = 2$ k Ω , Gain = +5, $I_{ADJ} = Bias1 = Bias2 = 0$ V, $R_L = 50$ Ω (unless otherwise noted)

NOISE	DISTORTION P	ERFORMANCE							
	PARAME	ſER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
MTPR	Multitone power i	ratio	Gain =+9.5, 163 kHz to 1.1 +20 dBm Line Power, See F	MHz DMT, Figure 1 for circuit		-76		dBc	
	Receive band sp	illover	Gain =+5, 25 kHz to 138 kH See Figure 1 for circuit	z with MTPR signal applied,		-95		dBc	
			andharmania	Differential load = 200 Ω		-88		dDa	
	Harmonic distort	ion, VO(PP) = 2 V	2 nd harmonic	Differential load = 50Ω		-70		uвс	
	f = 1 MHz	- ()	3rd harmonic	Differential load = 200 Ω		-107		dBo	
			5. Shannonic	Differential load = 50Ω		-84		uвс	
Vn	Input voltage nois	se	$V_{CC} = \pm 5 \text{ V}, \pm 12 \text{ V}, \pm 15 \text{ V},$	f = 100 kHz		3.2		nV/√Hz	
	Input current +Input noise -Input		Voo - +5 V +12 V +15 V			1.5			
'n			$V_{CC} = \pm 5 \text{ V}, \pm 12 \text{ V}, \pm 15 \text{ V}, = 100 \text{ kmz}$		10		ралини		
	Crosstalk		f = 1 MHz, V _{O(PP)} = 2 V,	R _L = 100 Ω		-65		dBc	
	CIUSSIAIK		$V_{CC} = \pm 5 V, \pm 12 V, \pm 15 V$	$R_L = 25 \Omega$	-60			dBc	
OUTPU	JT CHARACTER	RISTICS							
			$V_{CC} = \pm 5 V$	RL = 100 Ω	±3.9	±4.1			
				RL = 25 Ω	±3.7	±3.9		V	
Va	Cinalo andodoui			RL = 100 Ω	±10.7	±11.0		V	
۷Ö	Single-ended out	iput voltage swing	$VCC = \pm 12 V$	R _L = 25 Ω	±10.0	±10.6		v	
				RL = 100 Ω	±13.5	±13.9		V	
			$ACC = \pm 12 A$	$R_L = 25 \Omega$	±12.7	±13.4		v	
			$R_L = 5 \Omega$	$V_{CC} = \pm 5 V$	±350	±400			
lo	Output current (1)	B: 10.0	V _{CC} = ±12 V	±450	±600		mA	
			$K_{L} = 10.32$	$V_{CC} = \pm 15 V$	±450	±600			
I(SC)	Short-circuit curr	ent (1)	$R_L = 1 \Omega$	V _{CC} = ±12 V		1000		mA	
	Output resistance	е	Open-loop			6		Ω	
	Output resistance	e-terminatemode	f = 1 MHz,	Gain = +10		0.05		Ω	
	Output resistance	e-shutdown mode	f = 1 MHz,	Open-loop		8.5		kΩ	

(1) A heatsink is rsequired to keep the junction temperature below absoulte maximum rating when an output is heavily loaded or shorted. See Absolute Maximum Ratings section for more information.



ELECTRICAL CHARACTERISTICS (continued) over recommended operating free-air temperature range, $T_A = 25^{\circ}C$, $V_{CC} = \pm 12$ V, $R_F = 2$ k Ω , Gain = +5, $I_{ADJ} = Bias1 = Bias2 = 0$ V, $R_L = 50$ Ω (unless otherwise noted)

POWER SUPPLY

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
Vaa	Operating range	Dual supply		±4	±12	±16.5	N
VCC	Operatingrange	Single supply		8	24	33	v
			T _A = 25°C		9.7	10.7	~^^
	Quiescent current (each driver)(1)	$VCC = \pm 5 V$	T _A = full range			11.7	ША
	Full-biasmode		T _A = 25°C		11	12	
	(Bias-1 = 0, Bias-2 = 0)	$vCC = \pm 12 v$	$T_A = full range$			12.5	mA
ICC	(Trimmed with $V_{CC} = \pm 15 \text{ V at } 25^{\circ}\text{C}$)		T _A = 25°C		11.5	12.5	
		$vCC = \pm 12 v$	T _A = full range			13	mA
		Mid; Bias–1 = 1, Bias–2 = 0			7.5	8.5	
	Quiescent current (each driver)	Low; Bias–1 = 0, Bias–2 = 1			4	5	mA
	Shutdown; Bias $-1 = 1$, Bias $-2 = 1$			0.25	0.9		
		$V_{CC} = \pm 5 V,$	$T_A = 25^{\circ}C$	-50	-56		
PSRR	Power supply rejection ratio	$\Delta V_{CC} = \pm 0.5 V$	$T_A = full range$	-47			aD
	$(\Delta V_{CC} = \pm 1 \text{ V})$	$V_{CC} = \pm 12 \text{ V}, \pm 15 \text{ V},$	T _A = 25°C	-56	-60		uВ
		$\Delta V_{CC} = \pm 1 V$	T _A = full range	-53			

(1) Approximately 0.5 mA (total) flows from V_{CC+} to GND for internal logic control bias.

DYNA	DYNAMIC PERFORMANCE							
	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT	
	Single-ended small-signal bandwidth (-3 dB), $V_{O} = 0.1$ Vrms		Gain = +1, RF = 1.2 k Ω		100			
		P 100 O	Gain = +2, RF = 1 k Ω		80		N411-	
514		RL = 100 22	Gain = +5, RF = 1 k Ω		35			
			Gain = +10, RF = 1 k Ω		20			
DVV		R _L = 25 Ω	Gain = +1, RF = 1.5k Ω		65			
			Gain = +2, RF = 1 k Ω		60		N411-	
			Gain = +5, RF = 1 k Ω		40		IVITIZ	
			Gain = +10, RF = 1 k Ω	22				
SR	Single-ended slew-rate ⁽²⁾	V _O = 10 V _{PP,}	Gain =+5		450		V/µs	

(2) Slew-rate is defined from the 25% to the 75% output levels

DC PER	FORMANCE						
	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
	Input offect voltage		T _A = 25°C		1	20	
	input onset voltage		T _A = full range			25	m\/
Vos	Differential offset voltage	V_{CC} = ± 5 V, ±12 V, ±15 V	$T_A = 25^{\circ}C$		0.5	10	IIIV
			$T_A = full range$			15	
	Offset drift		T _A = full range		50		μV/°C
	Input bios current		$T_A = 25^{\circ}C$		8	15	
			T _A = full range			20	
ΊB		$VCC = \pm 5 V, \pm 12 V, \pm 15 V$	T _A = 25°C		8	15	μA
	+ input bias current		$T_A = full range$			20	
Z _{OL}	Open loop transimpedance	$R_L = 1 \ k\Omega, \ V_{CC} = \pm 12 \ V, \pm 12 \ V,$	5 V,		900		kΩ



ELECTRICAL CHARACTERISTICS (CONTINUED)

over recommended operating free-air temperature range, $T_A = 25^{\circ}C$, $V_{CC} = \pm 12$ V, $R_F = 2$ k Ω , Gain = +5, $I_{ADJ} = Bias1 = Bias2 = 0$ V, $R_L = 50$ Ω (unless otherwise noted)

INPUT CHARACTERISTICS

		7507.00			TVD		
	PARAMETER	TEST CO	NDITIONS	MIN	IYP	MAX	UNII
		1/00 - +5 1/	T _A = 25°C	±2.7	±3.0		v
		VCC = ±3 V	$T_A = full range$	±2.6			v
V		$1/22 - \pm 121/$	$T_A = 25^{\circ}C$	±9.5	±9.8		v
VICR	input common-mode voltage range	$VCC = \pm 12$ V	$T_A = full range$	±9.3			v
			$T_A = 25^{\circ}C$	±12.4	±12.7		v
		$vCC = \pm 12 v$	T _A = full range	±12.1			v
	Common mode rejection ratio		$T_A = 25^{\circ}C$	48	54		aD
CMRR	Common-mode rejection ratio	$V_{CC} = \pm 5 \ V, \pm 12 \ V, \pm 13 \ V$	T _A = full range	44			uБ
Б		+ Input			800		kΩ
КI	Inputresistance	– Input			30		Ω
Cl	Input capacitance				1.7		pF
LOCIC	CONTROL CHARACTERISTICS						
	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
VIH	Bias pin voltage for logic 1	Relative to GND pin vo	ltage	2.0			V
VIL	Bias pin voltage for logic 0	Relative to GND pin vo	Relative to GND pin voltage			0.8	V
Ιн	Bias pin current for logic 1	V _{IH} = 3.3 V, GND =	V _{IH} = 3.3 V, GND = 0 V		4	30	μΑ
۱L	Bias pin current for logic 0	$V_{IL} = 0.5 V$, $GND = 0.5 V$) V		1	10	μΑ
	Transition time—logic 0 to logic $1^{(1)}$				1		μs
	Transition time—logic 1 to logic $0^{(1)}$				1		μs

(1) Transition time is defined as the time from when the logic signal is applied to the time when the supply current has reached half its final value.

LOGIC	TABLE		
BIAS-1	BIAS-2	FUNCTION	DESCRIPTION
0	0	Full bias mode	Amplifiers ON with lowest distortion possible (default state)
1	0	Mid bias mode	Amplifiers ON with power savings with a reduction in distortion performance
0	1	Low bias mode	Amplifiers ON with enhanced power savings and a reduction of distortion performance
1	1	Shutdown mode	Amplifiers OFF and output has high impedance

NOTE: The default state for all logic pins is a logic zero (0).



Figure 1. Single-Supply ADSL CO Line Driver Circuit Utilizing Active Impedance (SF = 4)

PIN ASSIGNMENTS





THS6182 Leadless 24–pin PowerPAD[™] 4 mm X 5 mm (RHF) PACKAGE (TOP VIEW)





TYPICAL CHARACTERISTICS

Table of Graphs

		FIGURE
Output voltage headroom	vs Output current	2
Common-mode rejection ratio	vs Frequency	3
Crosstalk	vs Frequency	4
Total quiescent current		5
Large signal output amplitude	vs Frequency	6 - 8
Voltage and current noise	vs Frequency	9
Overdrive recovery		10
Power supply rejection ratio	vs Frequency	11
Outputamplitude	vs Frequency	12 – 37
Slew rate	vs Output voltage	38
Closed-loop output impedance	vs Frequency	39
Quiescent current	vs Supply voltage	40
Quiescent current	vs Temperature	41
Common-mode rejection ratio	vs Common-mode voltage	42
Input bias current	vs Temperature	43
Input offset voltage	vs Temperature	44
2nd Harmonic distribution	vs Frequency	45 – 52
3rd Harmonic distribution	vs Frequency	53 - 60
2nd Harmonic distribution	vs Output voltage	61 – 64
3rd Harmonic distribution	vs Output voltage	65 - 68

TYPICAL CHARACTERISTICS







Figure 26





Figure 27





TEXAS INSTRUMENTS www.ti.com







TEXAS INSTRUMENTS www.ti.com







MECHANICAL DATA

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

MECHANICAL DATA

MSOI003E - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DW (R-PDSO-G**) 16 PINS SHOWN

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated