

- Organization: 2 097 152 x 64 Bits
- Single 3.3-V Power Supply
($\pm 10\%$ Tolerance)
- Designed for 66-MHz 4-Clock Systems
- JEDEC 144-Pin Small-Outline Dual-In-Line Memory Module (SODIMM) Without Buffer for Use With Socket
- Uses Eight 16M-Bit Synchronous Dynamic RAMs (SDRAMs) ($2M \times 8$ -Bit) in Plastic Thin Small-Outline Packages (TSOPs)
- Byte-Read/Write Capability
- Read Latencies 2 and 3 Supported
- Performance Ranges:
- Support Burst-Interleave and Burst-Interrupt Operations
- Burst Length Programmable to 1, 2, 4, and 8
- Two Banks for On-Chip Interleaving (Gapless Access)
- Ambient Temperature Range 0°C to 70°C
- Gold-Plated Contacts
- Pipeline Architecture
- High-Speed, Low-Noise Low-Voltage TTL (LVTTL) Interface
- Serial Presence Detect (SPD) Using EEPROM

	SYNCHRONOUS CLOCK CYCLE TIME		ACCESS TIME CLOCK TO OUTPUT		REFRESH INTERVAL
	t_{CK3} (CL = 3) [†]	t_{CK2} (CL = 2)	t_{AC3} (CL = 3)	t_{AC2} (CL = 2)	
'xSJ64EPU-12A [†]	12 ns	15 ns	9 ns	9 ns	64 ms
'xSJ64EPU-12	12 ns	18 ns	9 ns	10 ns	64 ms

[†]–12A speed device is supported only at –5 to 10% V_{DD}

[‡] CL = CAS latency

description

The TM2SJ64EPU is a 16M-byte, 144-pin small-outline dual-in-line memory module (SODIMM). The SODIMM is composed of eight TMS626812DGE, 2097152 x 8-bit SDRAMs, each in a 400-mil, 44-pin plastic thin small-outline package (TSOP) mounted on a substrate with decoupling capacitors. See the TMS626812 data sheet (literature number SMOS687).

operation

The TM2SJ64EPU operates as eight TMS626812DGE devices that are connected as shown in the TM2SJ64EPU functional block diagram.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

DUAL-IN-LINE MEMORY MODULE
(TOP VIEW)



TM2SJ64EPU
(SIDE VIEW)



PIN NOMENCLATURE

A[0:10]	Row Address Inputs
A[0:8]	Column Address Inputs
<u>A11/BA0, BA1</u>	Bank-Select
CAS	Column-Address Strobe
CKE[0:1]	Clock Enable
CK[0:3]	System Clock
DQ[0:63]	Data-In/Data-Out
DQMB[0:7]	Data-In/Data-Out
ME	Mask Enable
NC	No Connect
RAS	Row-Address Strobe
S0, S1	Chip-Select
SCL	SPD Clock
SDA	SPD Address/Data
VDD	3.3-V Supply
VSS	Ground
WE	Write Enable

**TM2SJ64EPU 2097152 BY 64-BIT
SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM**

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

Pin Assignments

PIN NO.	PIN NAME	PIN NO.	PIN NAME	PIN NO.	PIN NAME
1	V _{SS}	37	DQ8	73	NC
2	V _{SS}	38	DQ40	74	CK1
3	DQ0	39	DQ9	75	V _{SS}
4	DQ32	40	DQ41	76	V _{SS}
5	DQ1	41	DQ10	77	NC
6	DQ33	42	DQ42	78	NC
7	DQ2	43	DQ11	79	NC
8	DQ34	44	DQ43	80	NC
9	DQ3	45	V _{DD}	81	V _{DD}
10	DQ35	46	V _{DD}	82	V _{DD}
11	V _{DD}	47	DQ12	83	DQ16
12	V _{DD}	48	DQ44	84	DQ48
13	DQ4	49	DQ13	85	DQ17
14	DQ36	50	DQ45	86	DQ49
15	DQ5	51	DQ14	87	DQ18
16	DQ37	52	DQ46	88	DQ50
17	DQ6	53	DQ15	89	DQ19
18	DQ38	54	DQ47	90	DQ51
19	DQ7	55	V _{SS}	91	V _{SS}
20	DQ39	56	V _{SS}	92	V _{SS}
21	V _{SS}	57	NC	93	DQ20
22	V _{SS}	58	NC	94	DQ52
23	DQMB0	59	NC	95	DQ21
24	DQMB4	60	NC	96	DQ53
25	DQMB1	61	CK0	97	DQ22
26	DQMB5	62	CKE0	98	DQ54
27	V _{DD}	63	V _{DD}	99	DQ23
28	V _{DD}	64	V _{DD}	100	DQ55
29	A0	65	RAS	101	V _{DD}
30	A3	66	CAS	102	V _{DD}
31	A1	67	WE	103	A6
32	A4	68	CKE1	104	A7
33	A2	69	S0	105	A8
34	A5	70	NC	106	A11/BA0
35	V _{SS}	71	S1	107	V _{SS}
36	V _{SS}	72	NC	108	V _{SS}
					144 V _{DD}



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM


SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

small-outline dual-in-line memory module and components

The small-outline dual-in-line memory module and components include:

- PC substrate: 1.10 ± 0.1 mm (0.04 inch) nominal thickness
- Bypass capacitors: Multilayer ceramic
- Contact area: Nickel plate and gold plate over copper

functional block diagram



Legend:

CS = Chip select

SPD = Serial presence detect

TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

absolute maximum ratings over ambient temperature range (unless otherwise noted)[†]

Supply voltage range, V _{DD}	–0.5 V to 4.6 V
Voltage range on any pin (see Note 1)	–0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation:	8 W
Ambient temperature range, T _A	0°C to 70°C
Storage temperature range, T _{STG}	–55°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	3	3.3	3.6	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2		V _{DD} + 0.3	V
V _{IH-SPD}	High-level input voltage for the SPD device	2		5.5	V
V _{IL}	Low-level input voltage [‡]	–0.3		0.8	V
T _A	Ambient temperature	0		70	°C

[‡] V_{IL} MIN = –1.5 V ac (pulse width ≤ 5 ns)

capacitance over recommended ranges of supply voltage and ambient temperature, f = 1 MHz (see Note 2)[§]

PARAMETERS	TM2SJ64EPU		UNIT
	MIN	MAX	
C _i (CK)	Input capacitance, CK input	5	pF
C _i (AC)	Input capacitance, address and control inputs: A0–A11, <u>RASx</u> , <u>CASx</u> , <u>WE</u>	5	pF
C _i (CKE)	Input capacitance, CKE input	5	pF
C _o	Output capacitance	8	pF
C _i (DQMBx)	Input capacitance, DQMBx input	5	pF
C _i (Sx)	Input capacitance, Sx input	5	pF
C _{i/o} (SDA)	Input/output capacitance, SDA input	9	pF
C _i (SPD)	Input capacitance, SPD inputs (except SDA)	7	pF

[§] Specifications in this table represent a single SDRAM device.

NOTE 2: V_{DD} = 3.3 V ± 0.3 V. Bias on pins under test is 0 V.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (see Note 3)†

PARAMETER	TEST CONDITIONS	'2SJ64EPU-12A		'2SJ64EPU-12		UNIT
		MIN	MAX	MIN	MAX	
V _{OH}	High-level output voltage I _{OH} = -2 mA	2.4	2.4	2.4	2.4	V
V _{OL}	Low-level output voltage I _{OL} = 2 mA	0.4	0.4	0.4	0.4	V
I _I	Input current (leakage) 0 V < V _I < V _{DD} + 0.3 V, All other pins = 0 V to V _{DD}	± 10	± 10	± 10	± 10	µA
I _O	Output current (leakage) 0 V < V _O < V _{DD} + 0.3 V, Output disabled	± 10	± 10	± 10	± 10	µA
I _{CC1}	Operating current Burst length = 1, t _{RC} ≥ t _{RC} MIN I _{OH} /I _{OL} = 0 mA, one bank activated (see Note 4)	CAS latency = 2	85	75	75	mA
		CAS latency = 3	95	95	95	mA
I _{CC2P}	Precharge standby current in power-down mode CKE ≤ V _{IL} MAX, t _{CCK} = 15 ns (see Note 5)	2	2	2	2	mA
I _{CC2PS}	CKE and CK ≤ V _{IL} MAX, t _{CCK} = ∞ (see Note 6)	2	2	2	2	mA
I _{CC2N}	Precharge standby current in non-power-down mode CKE ≥ V _{IH} MIN, t _{CCK} = 15 ns (see Note 5)	30	30	30	30	mA
I _{CC2NS}	CKE ≥ V _{IH} MIN, CK ≤ V _{IL} MAX, t _{CCK} = ∞ (see Note 6)	2	2	2	2	mA
I _{CC3P}	Active standby current in power-down mode CKE ≤ V _{IL} MAX, t _{CCK} = 15 ns (see Note 5)	8	8	8	8	mA
I _{CC3PS}	CKE and CK ≤ V _{IL} MAX, t _{CCK} = ∞ (see Note 6)	8	8	8	8	mA
I _{CC3N}	Active standby current in non-power-down mode CKE ≥ V _{IH} MIN, t _{CCK} = 15 ns (see Note 5)	35	35	35	35	mA
I _{CC3NS}	CKE ≥ V _{IH} MIN, CK ≤ V _{IL} MAX, t _{CCK} = ∞ (see Note 6)	10	10	10	10	mA
I _{CC4}	Burst current Page burst, I _{OH} /I _{OL} = 0 mA All banks activated, n _{CCD} = one cycle (see Note 7)	CAS latency = 2	130	110	110	mA
		CAS latency = 3	155	155	155	mA
I _{CC5}	Auto-refresh current t _{RC} ≤ t _{RC} MIN	CAS latency = 2	75	70	70	mA
I _{CC6}	Self-refresh current CKE ≤ V _{IL} MAX	CAS latency = 3	85	85	85	mA
			2	2	2	mA

† Specifications in this table represent a single SDRAM device.

NOTES: 3. All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.

4. Control, DQ, and address inputs change state twice during t_{RC}.
5. Control, DQ, and address inputs change state once every 30 ns.
6. Control, DQ, and address inputs do not change.
7. Control, DQ, and address inputs change once every cycle.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

ac timing requirements †‡

	tAC2	'2SJ64EPU-12A§		'2SJ64EPU-12		UNIT
		MIN	MAX	MIN	MAX	
tAC2	Access time, CK high to data out, CAS latency = 2 (see Note 8)		9		10	ns
tAC3	Access time, CK high to data out, CAS latency = 3 (see Note 8)		9		9	ns
tCK2	Cycle time, CK, CAS latency = 2		15		18	ns
tCK3	Cycle time, CK, CAS latency = 3		12		12	ns
tLZ	Delay time, CK high to DQ in low-impedance state (see Note 9)		3		3	ns
tHZ	Delay time, CK high to DQ in high-impedance state (see Note 10)		10		10	ns
tRAS	Delay time, ACTV command to DEAC or DCAB command	60	100 000	72	100 000	ns
tRC	Delay time, ACTV, MRS, REFR, or SLFR to ACTV, MRS, REFR, or SLFR command	90		108		ns
tRCD	Delay time, ACTV command to READ, READ-P, WRT, or WRT-P command (see Note 11)	30		30		ns
tRP	Delay time, DEAC or DCAB command to ACTV, MRS, REFR, or SLFR command	30		36		ns
tRRD	Delay time, ACTV command in one bank to ACTV command in the other bank	24		24		ns
tRSA	Delay time, MRS command to ACTV, MRS, REFR, or SLFR command	24		24		ns
tAPR	Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command	tRP – (CL – 1) * tCK				ns
tOH	Hold time, CK high to data out	3		3		ns
tIH	Hold time, address, control, and data input	1		1.5		ns
tCESP	Power down/self-refresh exit time	10		10		ns
tCH	Pulse duration, CK high	4		4		ns
tCL	Pulse duration, CK low	4		4		ns
tIS	Setup time, address, control, and data input	3		3		ns
tAPW	Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR command	60		60		ns
tWR	Delay time, final data in of WRT operation to DEAC or DCAB command	15		20		ns
tT	Transition time (see Note 12)	1	5	1	5	ns
tREF	Refresh interval		64		64	ms
nCCD	Delay time, READ or WRT command to an interrupting command	1		1		cycle
nCDD	Delay time, CS low or high to input enabled or inhibited	0	0	0	0	cycle
nCLE	Delay time, CKE high or low to CK enabled or disabled	1	1	1	1	cycle
nCWL	Delay time, final data in of WRT operation to READ, READ-P, WRT, WRT-P	1		1		cycle
nDID	Delay time, ENBL or MASK command to enabled or masked data in	0	0	0	0	cycle
nDOD	Delay time, ENBL or MASK command to enabled or masked data out	2	2	2	2	cycle
nHZP2	Delay time, DEAC or DCAB command to DQ in high-impedance state, CAS latency = 2		2		2	cycle
nHZP3	Delay time, DEAC or DCAB command to DQ in high-impedance state, CAS latency = 3		3		3	cycle
nWCD	Delay time, WRT command to first data in	0	0	0	0	cycle

† All references are made to the rising transition of CK unless otherwise noted.

‡ Specifications in this table represent a single SDRAM device.

§ -12A speed device is supplied only at –5% to +10% V_{DD}

- NOTES:
- 8. t_{AC} is referenced from the rising transition of CK that is previous to the data-out cycle. For example, the first data out t_{AC} is referenced from the rising transition of CKx that is CAS latency – one cycle after the READ command. Access time is measured at output reference level 1.4 V.
 - 9. t_{LZ} is measured from the rising transition of CLK that is CAS latency – one cycle after the READ command.
 - 10. t_{HZ} MAX defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.
 - 11. For read or write operations with automatic deactivate, t_{RCD} must be set to satisfy minimum t_{RAS}.
 - 12. Transition time, t_T, is measured between V_{IH} and V_{IL}.

TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

serial presence detect

The serial presence detect (SPD) is contained in a 2K-bit serial EEPROM located on the module. The SPD nonvolatile EEPROM contains various data such as module configuration, SDRAM organization, and timing parameters (see Table 1). Only the first 128 bytes are programmed by Texas Instruments, while the remaining 128 bytes are available for customer use. Programming is done through an IIC bus using the clock (SCL) and data (SDA) signals. All Texas Instruments modules comply with the current JEDEC SPD Standard. See the *Texas Instruments Serial Presence Detect Technical Reference* (literature number SMMU001) for further details.

Table 1 lists the functions of the TM2SJ64EPU.

Table 1. Serial Presence Detect Data

BYTE NO.	DESCRIPTION OF FUNCTION	TM2SJ64EPU-12A		TM2SJ64EPU-12	
		ITEM	DATA	ITEM	DATA
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h
2	Fundamental memory type (FPM, EDO, SDRAM, . . .)	SDRAM	04h	SDRAM	04h
3	Number of row addresses on this assembly	11	0Bh	11	0Bh
4	Number of column addresses on this assembly	9	09h	9	09h
5	Number of module rows on this assembly	1 bank	01h	1 bank	01h
6	Data width of this assembly	64 bits	40h	64 bits	40h
7	Data width continuation		00h		00h
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h
9	SDRAM cycle time at maximum supported CAS latency (CL), CL = X	tCK = 12 ns	C0h	tCK = 12 ns	C0h
10	SDRAM access from clock at CL = X	tAC = 9 ns	90h	tAC = 9 ns	90h
11	SODIMM configuration type (non-parity, parity, error-correcting code [ECC])	Non-Parity	00h	Non-Parity	00h
12	Refresh rate/type	15.6 µs/ self-refresh	80h	15.6 µs/ self-refresh	80h
13	SDRAM width, primary DRAM	x8	08h	x8	08h
14	Error-checking SDRAM data width	N/A	00h	N/A	00h
15	Minimum clock delay, back-to-back random column addresses	1 CK cycle	01h	1 CK cycle	01h
16	Burst lengths supported	1, 2, 4, 8	0Fh	1, 2, 4, 8	0Fh
17	Number of banks on each SDRAM device	2 banks	02h	2 banks	02h
18	CAS latencies supported	2, 3	06h	2, 3	06h
19	CS latency	0	01h	0	01h
20	Write latency	0	01h	0	01h
21	SDRAM module attributes	Non-buffered/ Non-registered	00h	Non-buffered/ Non-registered	00h
22	SDRAM device attributes: general	V _{DD} tolerance = (+10%) / (-5%). Burst read/write, precharge all, auto precharge	1Eh	V _{DD} tolerance = (\pm 10%), Burst read/write, precharge all, auto precharge	0Eh
23	Minimum clock cycle time at CL = X - 1	tCK = 15 ns	F0h	tCK = 18 ns	30h



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TM2SJ64EPU 2097152 BY 64-BIT
SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM**

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

serial presence detect (continued)

Table 1. Serial Presence Detect Data (Continued)

BYTE NO.	DESCRIPTION OF FUNCTION	TM2SJ64EPU-12A		TM2SJ64EPU-12	
		ITEM	DATA	ITEM	DATA
24	Maximum data-access time from clock at CL = X – 1	tAC = 9.0 ns	90h	tAC = 10 ns	A0h
25	Minimum clock cycle time at CL = X – 2	N/A	00h	N/A	00h
26	Maximum data-access time from clock at CL = X – 2	N/A	00h	N/A	00h
27	Minimum row precharge time	tRP = 30 ns	1Eh	tRP = 36 ns	24h
28	Minimum row-active to row-active delay	tRRD = 24 ns	18h	tRRD = 24 ns	18h
29	Minimum RASx-to-CASx delay	tRCD = 30 ns	1Eh	tRCD = 30 ns	1Eh
30	Minimum RASx pulse width	tRAS = 60 ns	3Ch	tRAS = 72 ns	48h
31	Density of each bank on module	16M Bytes	04h	16M Bytes	04h
32	Command and address signal input setup time	tIS = 3 ns	30h	tIS = 3 ns	30h
33	Command and address signal input hold time	tIH = 1 ns	10h	tIH = 1.5 ns	15h
34	Data signal input setup time	tIS = 3 ns	30h	tIS = 3 ns	30h
35	Data signal input hold time	tIH = 1 ns	10h	tIH = 1.5 ns	15h
36–61	Superset features (may be used in the future)				
62	SPD revision	Rev. 2	02h	Rev. 2	02h
63	Checksum for byte 0–62	136	88h	228	E4h
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700...00h	97h	9700...00h
72	Manufacturing location†	TBD		TBD	
73–90	Manufacturer's part number†	TBD		TBD	
91	Die revision code†	TBD		TBD	
92	PCB revision code†	TBD		TBD	
93–94	Manufacturing date†	TBD		TBD	
95–98	Assembly serial number†	TBD		TBD	
99–125	Manufacturer specific data†	TBD		TBD	
126–127	Vendor specific data†	TBD		TBD	
128–166	System integrator's specific data‡	TBD		TBD	
167–255	Open				


† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).

TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

device symbolization (TM2SJ64EPU)




YY = Year Code
MM = Month Code
T = Assembly Site Code
-SS = Speed Code

NOTE A: Location of symbolization may vary.

MECHANICAL DATA

BDM (R-SODIMM-N144)

SMALL OUTLINE DUAL IN-LINE MEMORY MODULE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-190

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.