# TM497MBM36A, TM497MBM36Q 4194304 BY 36-BIT TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES

SMMS653B - MAY 1995 - REVISED JULY 1995

Organization

TM497MBM36A . . .  $4194304 \times 36$ TM893NBM36A . . .  $8388608 \times 36$ 

- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Leadless Single In-Line Memory Module (SIMM) for Use With Sockets
- TM497MBM36A Utilizes Eight 16-Megabit and Four 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- TM893NBM36A Utilizes Sixteen
   16-Megabit and Eight 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ)
   Packages
- Long Refresh Period
   32 ms (2048 Cycles)
- All Inputs, Outputs, Clocks Fully TTL-Compatible
- 3-State Output
- Common CAS Control for Nine Common Data-In and Data-Out Lines in Four Blocks
- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

- Present Detect
- Operating Free-Air Temperature Range 0°C to 70°C
- Performance Ranges:

,	ACCESS TIME <sup>t</sup> RAC	ACCESS TIME t <sub>AA</sub>	ACCESS TIME <sup>t</sup> CAC	READ OR WRITE CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'497MBM36A-60	60 ns	30 ns	15 ns	110 ns
'497MBM36A-70	70 ns	35 ns	18 ns	130 ns
'497MBM36A-80	80 ns	40 ns	20 ns	150 ns
'893NBM36A-60	60 ns	30 ns	15 ns	110 ns
'893NBM36A-70	70 ns	35 ns	18 ns	130 ns
'893NBM36A-80	80 ns	40 ns	20 ns	150 ns

- Gold-Tabbed Versions Available:<sup>†</sup> TM497MBM36A TM893NBM36A
- Tin-Lead (Solder)-Tabbed Versions Available:

TM497MBM36Q TM893NBM36Q

## description

### **TM497MBM36A**

The TM497MBM36A is a 16-megabyte dynamic random-access memory (DRAM) organized as four times  $4194304 \times 9$  (bit 9 is generally used for parity) in a 72-pin leadless single in-line memory module (SIMM). The SIMM is composed of eight TMS417400DJ 4194304  $\times$  4-bit DRAMs, each in a 24/26-lead plastic small-outline J-lead (SOJ) package, and four TMS44100DJ 4194304  $\times$  1-bit DRAMs, each in a 20/26-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS417400DJ and TMS44100DJ are described in the TMS417400 and TMS44100 data sheets, respectively. The TM497MBM36A SIMM is available in the single-sided, BM leadless module for use with sockets.

#### **TM893NBM36A**

The TM893NBM36A is a 32-megabyte DRAM organized as four times  $8388608 \times 9$  (bit 9 is generally used for parity) in a 72-pin leadless SIMM. The SIMM is composed of sixteen TMS417400DJ 4194304  $\times$  4-bit DRAMs, each in a 24/26-lead plastic SOJ package, and eight TMS44100DJ 4194304  $\times$  1-bit DRAMs, each in a 20/26-lead plastic SOJ package, mounted on a substrate with decoupling capacitors. The TMS417400DJ and TMS44100DJ are described in the TMS417400 and TMS44100 data sheets, respectively. The TM893NBM36A SIMM is available in the double-sided, BM leadless module for use with sockets.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Part numbers in this data sheet refer only to the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



# TM497MBM36A, TM497MBM36Q 4194304 BY 36-BIT TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES

SMMS653B - MAY 1995 - REVISED JULY 1995

#### operation

#### TM497MBM36A

The TM497MBM36A operates as eight TMS417400DJs and four TMS44100DJs connected as shown in the functional block diagram and in Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and Q.

#### TM893NBM36A

The TM893NBM36A operates as sixteen TMS417400DJs and eight TMS44100DJs connected as shown in the functional block diagram and in Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and Q.

#### refresh

The refresh period is extended to 32 ms, and, during this period, each of the 2048 rows must be strobed with RAS in order to retain data. Address line A10 must be used as the most significant refresh address line (lowest frequency) to ensure correct refresh for both TMS417400 and TMS44100. Address lines A0–A9 must be refreshed every 16 ms as required by the TMS44100 DRAM. To conserve power, CAS can remain high during the refresh sequence.

#### power up

To achieve proper operation, an initial pause of 200  $\mu$ s followed by a minimum of eight initialization cycles is required after full V<sub>CC</sub> level is achieved. These eight initialization cycles must include at least one refresh (RAS-only or CBR-refresh) cycle.

Table 1. Connection Table

DATA BLOCK	RA	Sx	040-
DATA BLOCK	SIDE 1 SIDE 2 <sup>†</sup>		CASx
DQ0-DQ7 DQ8	RAS0	RAS1	CAS0
DQ9-DQ16 DQ17	RAS0	RAS1	CAS1
DQ18-DQ25 DQ26	RAS2	RAS3	CAS2
DQ27-DQ34 DQ35	RAS2	RAS3	CAS3

<sup>†</sup> Side 2 applies to the TM893NBM36A.


#### single in-line memory module and components

PC substrate: 1, 27 ± 0,1 mm (0.05 inch) nominal thickness; inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for TM497MBM36A and TM893NBM36A: Nickel plate and gold plate over copper Contact area for TM497MBM36Q and TM893NBM36Q: Nickel plate and tin/lead over copper







PD4

(70)

Vss

NC

NC


Vss


NC

NC

lemplate Release Date: 7-11-94

# functional block diagram (TM497MBM36A and TM893NBM36A, side 1)





# TM497MBM36A, TM497MBM36Q 4194304 BY 36-BIT TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES

SMMS653B - MAY 1995 - REVISED JULY 1995

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub> (see Note 1)	<ul><li>1 V to 7 V</li></ul>
Voltage range on any pin (see Note 1)	1 V to 7 V
Short-circuit output current	50 mA
Power dissipation: TM497MBM36A, TM497MBM36Q	12 W
TM893NBM36A, TM893NBM36Q	24 W
Operating free-air temperature range, T <sub>A</sub>	. 0°C to 70°C
Storage temperature range, T <sub>stg</sub>	55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETED		'497MBM	36A-60	'497MBM36A-7	0 '497MBM36	'497MBM36A-80		
	PARAMETER	TEST CONDITIONS <sup>‡</sup>	MIN	MAX	MIN MA	X MIN	MAX	UNIT	
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4	2.4		V	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4	0	4	0.4	V	
Ц	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to $V_{CC}$		± 10	±´	0	± 10	μА	
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to V}_{CC},$		± 10	±´	0	± 10	μΑ	
I <sub>CC1</sub>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle		1300	116	0	1040	mA	
laga	Standby current	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		24	2	4	24	mA	
ICC2		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		12	,	2	12	mA	
lCC3	Average refresh current (RAS-only refresh or CBR)	VCC = 5.5 V, Minimum cycle,  RAS cycling,  CAS high (RAS-only refresh);  RAS low after CAS low (CBR)		1300	116	0	1040	mA	
I <sub>CC4</sub>	Average page current	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{PC}}{\text{CAS}} = \text{MIN},$		920	80	0	680	mA	

<sup>‡</sup> For test conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



NOTE 1: All voltage values are with respect to VSS.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

	DADAMETED		'893NBM	36A-60	'893NBM3	6A-70	'893NBM3	LINUT	
	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
l <sub>l</sub>	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to $V_{CC}$		± 20		± 20		± 20	μΑ
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to V}_{CC},$		± 20		± 20		± 20	μΑ
I <sub>CC1</sub>	Read- or write-cycle current (one RAS active, see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		1324		1184		1064	mA
laga		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		48		48		48	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		24		24		24	mA
I <sub>CC3</sub>	Average refresh current (RAS only or CBR, see Note 3)	VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS-only refresh); RAS low after CAS low (CBR)		1324		1184		1064	mA
I <sub>CC4</sub>	Average page current (one RAS active, see Note 4)	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{PC}}{\text{CAS}} = \text{MIN},$		944		824		704	mA

<sup>†</sup> For test conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

# capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz (see Note 5)

	PARAMETER			М36А	'893NN	UNIT	
	PARAINETER				MIN	MAX	UNIT
C <sub>i(A)</sub>	C <sub>i(A)</sub> Input capacitance, A0-A10			60		120	pF
C <sub>i(R)</sub>				42		42	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs			21		42	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input			84		168	pF
C (20)	Output conscitones	DQ pins		7		14	pF
C <sub>O(DQ)</sub>	Output capacitance	Parity pins		12		24	pF

NOTE 5:  $V_{CC}$  = 5 V  $\pm$  0.5 V, and the bias on pins under test is 0 V.



<sup>4.</sup> Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 

# TM497MBM36A, TM497MBM36Q 4194304 BY 36-BIT TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES

SMMS653B - MAY 1995 - REVISED JULY 1995

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		'497MBM36A-60 '893NBM36A-60		'497MBM36A-70 '893NBM36A-70		'497MBM36A-80 '893NBM36A-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>	Access time from column address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
tRAC	Access time from RAS low		60		70		80	ns
tCPA	Access time from column precharge		35		40		45	ns
tCLZ	CAS low to output in the low-impedance state	0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns
tOH	Output disable time, start of CAS high	3		3		3		ns

NOTE 6: toff is specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'497MBM36A-60 '893NBM36A-60		'497MBM36A-70 '893NBM36A-70				UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, random read or write (see Note 7)	110		130		150		ns
tPC	Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
<sup>t</sup> RASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
<sup>t</sup> RAS	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, $\overline{W}$ low	10		10		10		ns
<sup>t</sup> ASC	Setup time, column address before CAS low	0		0		0		ns
<sup>t</sup> ASR	Setup time, row address before RAS low	0		0		0		ns
t <sub>DS</sub>	Setup time, data before CAS low	0		0		0		ns
tRCS	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	10		15		15		ns
<sup>t</sup> RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
<sup>t</sup> DH	Hold time, data after CAS low	10		15		15		ns
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10		10		ns
<sup>t</sup> RCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
<sup>t</sup> RRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns
tWCH	Hold time, W low after CAS low	10		15		15		ns
tWRH	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

- 8. To assure tpc min, tasc should be  $\geq$  tcp.
- 9. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'497MBM36A-60 '893NBM36A-60		'497MBM36A-70 '893NBM36A-70				UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
tRAD	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
tRAL	Delay time, column address to RAS high	30		35		40		ns
tCAL	Delay time, column address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low (CBR refresh only)	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		ns
tREF	Refresh time interval		32		32		32	ms
t <sub>T</sub>	Transition time	3	30	3	30	3	30	ns


NOTE 10: The maximum value is specified only to assure access time.



#### **MECHANICAL DATA**

### BM (R-PSIM-N72)


#### SINGLE/DOUBLE-SIDED IN-LINE MEMORY MODULE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

### device symbolization (TM497MBM36A illustrated)



YY = Year Code MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: Location of symbolization may vary.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated