



291-444

## P-Channel Enhancement-Mode MOSFET

### Product Summary

$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
-20	0.10 @ $V_{GS} = -10$ V	$\pm 4.3$
	0.16 @ $V_{GS} = -4.5$ V	$\pm 3.4$



### Absolute Maximum Ratings ( $T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-20	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	
Continuous Drain Current ( $T_J = 150^\circ\text{C}$ )	$I_D$	$\pm 4.3$	A
		$\pm 3.3$	
Pulsed Drain Current	$I_{DM}$	$\pm 20$	
Continuous Source Current (Diode Conduction)	$I_S$	-2.2	
Maximum Power Dissipation (Surface Mounted on FR4 Board)	$P_D$	2.5	W
		1.6	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	°C

### Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient (Surface Mounted on FR4 Board)	$R_{thJA}$	50	°C/W

Specifications ( $T_J = 25^\circ\text{C}$  Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typ <sup>a</sup>	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-0.5			V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$		-2		$\mu\text{A}$
		$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$		-25		
On-State Drain Current <sup>b</sup>	$I_{D(\text{on})}$	$V_{DS} \leq -5 \text{ V}, V_{GS} = -10 \text{ V}$	-20			A
		$V_{DS} \leq -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-5			
Drain-Source On-State Resistance <sup>b</sup>	$r_{DS(\text{on})}$	$V_{GS} = -10 \text{ V}, I_D = 2.0 \text{ A}$		0.07	0.10	$\Omega$
		$V_{GS} = -4.5 \text{ V}, I_D = 2.0 \text{ A}$		0.11	0.16	
Forward Transconductance <sup>b</sup>	$g_{fs}$	$V_{DS} = -15 \text{ V}, I_D = -4.3 \text{ A}$		6		S
Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$I_S = -1.25 \text{ A}, V_{GS} = 0 \text{ V}$		-1.0	-1.6	V
<b>Dynamic<sup>a</sup></b>						
Total Gate Charge	$Q_g$	$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -4.3 \text{ A}$		29	40	nC
Gate-Source Charge	$Q_{gs}$			2.7	5	
Gate-Drain Charge	$Q_{gd}$			14	25	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -10 \text{ V}, R_L = 10 \Omega$ $I_D \approx -1 \text{ A}, V_{GEN} = -10 \text{ V}, R_G = 6 \Omega$		15	30	ns
Rise Time	$t_r$			30	80	
Turn-Off Delay Time	$t_{d(off)}$			142	200	
Fall Time	$t_f$			130	200	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = 1.25 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$		70		

Notes:

- a. Guaranteed by design, not subject to production testing.  
 b. Pulse test, pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .

## Typical Characteristics (25°C Unless Otherwise Noted)




Figure 1: Output Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current




Figure 4: Capacitance




Figure 5: Gate Charge




Figure 6: On-Resistance vs. Junction Temperature

## Typical Characteristics (25°C Unless Otherwise Noted)




Figure 7: Source-Drain Diode Forward Voltage




Figure 8: On-Resistance vs. Gate-to-Source Voltage




Figure 9: Threshold Voltage




Figure 10: Single Pulse Power




Figure 11: Normalized Effective Transient Thermal Impedance, Junction-to-Ambient