

#### 28-BIT 1:2 REGISTERED BUFFER WITH PARITY

### IDT74SSTUBF32865A

### **Description**

This 28-bit 1:2 registered buffer with parity is designed for 1.7V to 1.9V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL\_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized to drive the DDR2 DIMM load. The IDT74SSTUBF32865A operates from a differential clock (CLK and  $\overline{\text{CLK}}$ ). Data are registered at the crossing of CLK going high, and  $\overline{\text{CLK}}$  going low.

The device supports low-power standby operation. When the reset input (RESET) is low, the differential input receivers are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when RESET is low all registers are reset, and all outputs except PTYERR are forced low. The LVCMOS RESET input must always be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and CLK. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the IDT74SSTUBF32865A must ensure that the outputs will remain low, thus ensuring no glitches on the output.

The device monitors both  $\overline{DCS0}$  and  $\overline{DCS1}$  inputs and will gate the Qn outputs from changing states when both  $\overline{DCS0}$  and  $\overline{DCS1}$  are high. If either  $\overline{DCS0}$  and  $\overline{DCS1}$  input is low, the Qn outputs will function normally. The  $\overline{RESET}$  input has priority over the  $\overline{DCS0}$  and  $\overline{DCS1}$  control and will force the Qn outputs low and the  $\overline{PTYERR}$  output high. If the DCS-control functionality is not desired, then the CSGateEnable input can be hardwired to ground, in which case, the setup-time requirement for DCS would be the same as for the other D data inputs.

The IDT74SSTUBF32865A includes a parity checking function. The IDT74SSTUBF32865A accepts a parity bit from the memory controller at its input pin PARIN, compares it with the data received on the D-inputs and indicates whether a parity error has occurred on its open-drain PTYERR pin (active LOW).


### **Features**

- 28-bit 1:2 registered buffer with parity check functionality
- Supports SSTL\_18 JEDEC specification on data inputs and outputs
- Supports LVCMOS switching levels on CSGateEN and RESET inputs
- Low voltage operation: VDD = 1.7V to 1.9V
- Available in 160-ball LFBGA package


### **Applications**

- DDR2 Memory Modules
- Provides complete DDR DIMM solution with ICS98ULPA877A or IDTCSPUA877A
- Ideal for DDR2 400, 533, 667, and 800

# **Block Diagram**



# **Pin Configuration**



160-Ball BGA TOP VIEW

	1	2	3	4	5	6	7	8	9	10	11	12
Α	VREF	NC	PARIN	NC	NC	QCKE1A	QCKE0A	Q21A	Q19A	Q18A	Q17B	Q17A
В	D1	D2	NC	NC	NC	QCKE1B	QCKE0B	Q21B	Q19B	Q18B	QODT0B	QODT0A
С	D3	D4									QODT1B	QODT1A
D	D6	D5		VDDL	GND	NC	NC	GND	GND		Q20B	Q20A
Е	D7	D8		VDDL	GND	VDDL	VDDR	GND	GND		Q16B	Q16A
F	D11	D9		VDDL	GND			VDDR	VDDR		Q1B	Q1A
G	D18	D12		VDDL	GND			VDDR	VDDR		Q2B	Q2A
Н	CSGate EN	D15		VDDL	GND			GND	GND		Q5B	Q5A
J	CLK	DCS0		GND	GND			VDDR	VDDR		QCS0B	QCS0A
K	CLK	DCS1		VDDL	VDDL			GND	GND		QCS1B	QCS1A
L	RESET	D14		GND	GND			VDDR	VDDR		Q6B	Q6A
М	D0	D10		GND	GND			GND	GND		Q10B	Q10A
N	D17	D16		VDDL	VDDL			VDDR	VDDR		Q9B	Q9A
Р	D19	D21		GND	VDDL	VDDL	VDDR	VDDR	GND		Q11B	Q11A
R	D13	D20		GND	VDDL	VDDL	GND	GND	GND		Q15B	Q15A
Т	DODT1	DODT0									Q14B	Q14A
U	DCKE0	DCKE1	MCL	PTYERR	MCH	Q3B	Q12B	Q7B	Q4B	Q13B	Q0B	Q8B
٧	VREF	MCL	MCL	NC	MCH	Q3A	Q12A	Q7A	Q4A	Q13A	Q0A	Q8A

#### NOTE:

1. An empty cell indicates no ball is populated at that gridpoint. NC denotes a no-connect (ball present but not connected to the die). MCL denotes a pin that Must be Connected LOW. MCH denotes a pin that Must be Connected HIGH.

160-Ball BGA TOP VIEW

# **Ball Assignment**

Signal Group	Signal Name	Туре	Description
Ungated Inputs	DCKE0, DCKE1, DODT0, DODT1	SSTL_18	DRAM function pins not associated with Chip Select.
Chip Select Gated Inputs	D0 D21	SSTL_18	DRAM inputs, re-driven only when Chip Select is LOW.
Chip Select Inputs	DCS0, DCS1	SSTL_18	DRAM Chip Select signals. These pins initiate DRAM address/command decodes, and as such at least one will be low when a valid address/command is present. The register can be programmed to re-drive all D-inputs only (CSGateEN high) when at least one Chip Select input is LOW.
Re-Driven	Q0AQ21A, Q0BQ21B, QCSnA,B QCKEnA,B, QODTnA,B	SSTL_18	Outputs of the register, valid after the specified clock count outputs and immediately following a rising edge of the clock.
Parity Input	PARIN	SSTL_18	Input parity is received on pin PARIN and should maintain odd parity across the D0D21 inputs, at the rising edge of the clock.
Parity Error	ty Error PTYERR		When LOW, this output indicates that a parity error was output identified associated with the address and/or command inputs. PTYERR will be active for two clock cycles, and delayed by an additional clock cycle for compatibility with final parity out timing on the industry-standard DDR-II register with parity (in JEDEC definition).
Program Inputs	CSGateEN	1.8V LVCMOS	Chip Select Gate Enable. When HIGH, the D0D21 inputs will be latched only when at least one Chip Select input is LOW during the rising edge of the clock. When LOW, the D0D21 inputs will be latched and redriven on every rising edge of the clock.
Clock Inputs	CLK, CLK	SSTL_18	Differential master clock input pair to the register. The register operation is triggered by a rising edge on the positive clock input (CLK).
	MCL, MCH		Must be connected to a logic LOW or HIGH.
Miscellaneous Inputs	RESET	SSTL_18	Asynchronous reset input. When LOW, it causes a reset of the internal latches, thereby forcing the outputs LOW. RESET also resets the PTYERR signal.
	VREF	0.9V nominal	Input reference voltage for the SSTL_18 inputs. Two pins (internally tied together) are used for increased reliability.

### **Function Table**

			Inputs <sup>1</sup>					Out	puts	
RESET	DCS0	DCS1	CSGate EN	CLK	CLK	Dn, DODTn, DCKEn	Qn	QCS0x	QCS1x	QODT, QCKE
Н	L	L	Х	1	<b>\</b>	L	L	L	L	L
Н	L	L	Х	1	<b>\</b>	Н	Н	L	L	Н
Н	L	L	Х	L or H	L or H	Х	$Q_0$	$Q_0$	$Q_0$	$Q_0$
Н	L	Н	Х	1	<b>\</b>	L	L	L	Н	L
Н	L	Н	Х	1	<b>\</b>	Н	Н	L	Н	Н
Н	L	Н	Х	L or H	L or H	Х	$Q_0$	$Q_0$	$Q_0$	$Q_0$
Н	Н	L	Х	1	<b>\</b>	L	L	Н	L	L
Н	Н	L	Х	1	<b>\</b>	Н	Н	Н	L	Н
Н	Н	L	Х	L or H	L or H	Х	$Q_0$	$Q_0$	$Q_0$	$Q_0$
Н	Н	Н	L	1	<b>\</b>	L	L	Н	Н	L
Н	Н	Н	L	1	<b>\</b>	Н	Н	Н	Н	Н
Н	Н	Н	L	L or H	L or H	Х	$Q_0$	$Q_0$	$Q_0$	$Q_0$
Н	Н	Н	Н	1	<b>\</b>	L	$Q_0$	Н	Н	L
Н	Н	Н	Н	1	<b>\</b>	Н	$Q_0$	Н	Н	Н
Н	Н	Н	Н	L or H	L or H	Х	$Q_0$	$Q_0$	$Q_0$	$Q_0$
L	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	L	L	L	L

<sup>1</sup> H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

<sup>↑ =</sup> LOW to HIGH

 $<sup>\</sup>downarrow$  = HIGH to LOW

### **Parity and Standby Function Table**

				Inputs	,1		Outputs
RESET	DCS0	DCS1	CLK	CLK	$\Sigma$ of Inputs = H (D1 - D21)	PARIN <sup>2</sup>	PTYERR <sup>3</sup>
Н	L	Х	<b>↑</b>	<b>\</b>	Even	L	Н
Н	L	Х	<b>↑</b>	<b>\</b>	Odd	L	L
Н	L	Х	<b>↑</b>	<b>\</b>	Even	Н	L
Н	L	Х	<b>↑</b>	<b>\</b>	Odd	Н	Н
Н	Х	L	<b>↑</b>	<b>\</b>	Even	L	Н
Н	Х	L	<b>↑</b>	<b>\</b>	Odd	L	L
Н	Х	L	<b>↑</b>	<b>\</b>	Even	Н	L
Н	Х	L	<b>↑</b>	<b>\</b>	Odd	Н	Н
Н	Н	Н	<b>↑</b>	<b>\</b>	X	Х	PTYERR <sub>0</sub>
Н	Х	Х	L or H	L or H	Х	Х	PTYERR <sub>0</sub>
L	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	Н

<sup>1</sup> H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

<sup>↑ =</sup> LOW to HIGH

 $<sup>\</sup>downarrow$  = HIGH to LOW

<sup>2</sup> PARIN arrives one clock cycle after the data to which it applies.

<sup>3</sup> This transition assumes PTYERR is HIGH at the crossing of CLK going HIGH and CLK going LOW. If PTYERR is LOW, it stays latched LOW for two clock cycles or until RESET is driven LOW.

### **Absolute Maximum Ratings**

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Item		Rating
Supply Voltage, VDD	-0.5V to 2.5V	
Input Voltage Range, Vı <sup>1</sup>	-0.5V to VDD + 2.5V	
Output Voltage Range, Vo <sup>1,2</sup>	-0.5V to VDDQ + 0.5V	
Input Clamp Current, Ік	±50mA	
Output Clamp Current, IOK	±50mA	
Continuous Output Clamp Current, Io		±50mA
Continuous Current through each VDD o	or GND	±100mA
Package Thermal Impedance (θja) <sup>3</sup>	0m/s Airflow	44.3°C/W
Fackage Thermal Impedance (8)a)	1m/s Airflow	38.1°C/W
Storage Temperature		-65 to +150°C

- 1 The input and output negative voltage ratings may be exceeded if the ratings of the I/P and O/P clamp current are observed.
- 2 This current will flow only when the output is in the high state level Vo > VDDQ.
- 3 The package thermal impedance is calculated in accordance with JESD 51.

# **Operating Characteristics**

The  $\overline{\text{RESET}}$  and CSGateEN inputs of the device must be held at valid levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless  $\overline{\text{RESET}}$  is LOW.

Symbol	Parameter		Min.	Тур.	Max.	Units	
VDD	I/O Supply Voltage		1.7	1.8	1.9	V	
VREF	Reference Voltage	0.49 * VDD	0.5 * VDD	0.51 * VDD	V		
VTT	Termination Voltage		VREF - 0.04	VREF	VREF + 0.04	V	
Vı	Input Voltage		0		VDD	V	
VIH	AC High-Level Input Voltage	Dn, PARIN,	VREF + 0.25				
VIL	AC Low-Level Input Voltage	DCSn,			VREF - 0.25	V	
VIH	DC High-Level Input Voltage	DCKEn,	VREF + 0.125			V	
VIL	DC Low-Level Input Voltage	DODTn			VREF - 0.125		
VIH	High-Level Input Voltage	RESET,	0.65 * VDDQ			V	
VIL	Low-Level Input Voltage	CSGateEN			0.35 * VDDQ	V	
VICR	Common Mode Input Range	CLK, CLK	0.675		1.125	V	
VID	Differential Input Voltage	CLK, CLK	600			mV	
Іон	High-Level Output Current				-8	A	
IOL	Low-Level Output Current			8	mA		
IERROL	PTYERR LOW Level Output	25			mA		
TA	Operating Free-Air Temperatu	ıre	0		+70	°C	

# **DC Electrical Characteristics Over Operating Range**

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA =  $0^{\circ}$ C to  $+70^{\circ}$ C, VDD = 1.8V  $\pm 0.1$ V.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Vон	Output HIGH Voltage	IOH = -6mA, VDDQ = 1.7V	1.2			V
Vol	Output LOW Voltage	IOL = 6mA, VDDQ = 1.7V			0.5	V
VERROL	PTYERR Output LOW Voltage	IERROL = 25mA, VDD = 1.7V			0.5	V
lıL	All Inputs	VI = VDD or GND; VDD = 1.9V	-5		+5	μΑ
	Static Standby	Io = 0, VDD = 1.9V, RESET = GND		200		μΑ
loo	Chatia On avating	IO = 0, VDD = 1.9V, $\overline{RESET} = VDD$ , VI = VIH(AC) or VIL(AC), CLK = $\overline{CLK} = VIH(AC)$ or VIL(AC)			10	A
	Static Operating	IO = 0, VDD = 1.9V, RESET = VDD, VI = VIH(AC) or VIL(AC), CLK = VIH(AC), CLK = VIL(AC)		120		- mA
	Dynamic Operating (clock only)	IO = 0, VDD = 1.8V, $\overline{\text{RESET}} = \text{VDD}$ , VI = VIH(AC) or VIL(AC), CLK and $\overline{\text{CLK}}$ switching 50% duty cycle		300		μΑ/Clock MHz
IDDD	Dynamic Operating (per each data input)	IO = 0, VDD = 1.8V, RESET = VDD, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle.		40		μΑ/Clock MHz/ Data
	Dn, PARIN	VI = VREF ± 350mV	2		3	
CIN	CLK and CLK	VICR = 1.25V, VIPP = 360mV	2.5		3.5	pF
	RESET	VI = VDD or GND		5		

# Timing Requirements Over Recommended Operating Free-Air Temperature Range

			VDD = 1.8	8V ± 0.1V		
Symbol	Parame	ter	Min.	Max.	Units	
fclock	Clock Fre	equency		410	MHz	
tw	Pulse Du	ıration; CLK, CLK HIGH or LOW	1		ns	
tACT	Different	ial Inputs Active Time <sup>1</sup>		10	ns	
tINACT	Different	ial Inputs Inactive Time <sup>2</sup>		15	ns	
tsu	Setup	DCS0 before CLK↑, CLK↓, DCS and CSGateEN HIGH; DCS1 before CLK↑, CLK↓, DCS0 and CSGateEN HIGH³	0.6		ns	
	Time	DCSn, DODT, DCKE, and Dn after CLK↑, CLK↓	0.5			
		PARIN after CLK↑, CLK↓		0.5		
tH	Hold	DCSn, DODT, DCKE, and Dn after CLK↑, CLK↓	0.4		200	
, in	Time	PARIN after CLK↑, CLK↓	0.4		ns	

<sup>1</sup> VREF must be held at a valid input voltage level and data inputs must be held at valid logic levels for a minimum time of tACT(max) after RESET is taken HIGH.

# Switching Characteristics Over Recommended Free Air Operating Range (unless otherwise noted)

		VDD = 1.8	8V ± 0.1V	
Symbol	Parameter	Min.	Max.	Units
fMAX	Max Input Clock Frequency	410		MHz
tpDM <sup>1</sup>	Propagation Delay, single bit switching, CLK↑ to CLK↓ to Qn	1.1	1.5	ns
tpdQ <sup>2</sup>	Propagation Delay, single-bit switching, CLK↑ / CLK↓ to Qn	0.4	0.8	ns
tpdmss <sup>1</sup>	Propagation Delay, simultaneous switching, CLK↑ to CLK↓ to Qn		1.6	ns
tLH	LOW to HIGH Propagation Delay, CLK↑ to CLK↓ to PTYERR	1.2	3	ns
tHL	HIGH to LOW Propagation Delay, CLK↑ to CLK↓ to PTYERR	1	3	ns
tPHL	HIGH to LOW Propagation Delay, RESET↓ to Qn↓		3	ns
tPLH	LOW to HIGH Propagation Delay, RESET↓ to PTYERR↑		3	ns

<sup>1</sup> Design target as per JEDEC specifications.

<sup>2</sup> VREF, data, and clock inputs must be held at a valid input voltage levels (not floating) for a minimum time of tinact(max) after RESET is taken LOW.

<sup>3</sup> tSU = 700ps for  $\overline{DCSx}$  exiting Suspention Mode.

<sup>2</sup> Production Test. (See Production Test Circuit in TEST CIRCUIT AND WAVEFORM section.)


# **Output Buffer Characteristics**

Output edge rates over recommended operating free-air temperature range


	VDD = 1.8	3V ± 0.1V	
Parameter	Min.	Max.	Units
dV/dt_r	1	4	V/ns
dV/dt_f	1	4	V/ns
$dV/dt_{\Delta}^{1}$		1	V/ns

<sup>1</sup> Difference between dV/dt\_r (rising edge rate) and dV/dt\_f (falling edge rate).


# **Parity Logic Diagram**




# **Register Timing**




### Test Circuits and Waveforms (VDD = $1.8V \pm 0.1V$ )




Simulation Load Circuit




Voltage and Current Waveforms Inputs Active and Inactive Times




**Voltage Waveforms - Pulse Duration** 




**Voltage Waveforms - Setup and Hold Times** 



**Production-Test Load Circuit** 



**Voltage Waveforms - Propagation Delay Times** 




**Voltage Waveforms - Propagation Delay Times** 


#### NOTES:

- 1. CL includes probe and jig capacitance.
- 2. IDD tested with clock and data inputs held at VDD or GND, and Io = 0mA
- 3. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$ 10MHz, Zo = 50 $\Omega$ , input slew rate = 1 V/ns  $\pm$ 20% (unless otherwise specified).
- 4. The outputs are measured one at a time with one transition per measurement.
- 5. VTT = VREF = VDD/2
- 6. VIH = VREF + 250mV (AC voltage levels) for differential inputs. VIH = VDD for LVCMOS input.
- 7. VIL = VREF 250mV (AC voltage levels) for differential inputs. VIL = GND for LVCMOS input.
- 8. VID = 600mV.
- 9. tplh and tphl are the same as tppm.


## Test Circuits and Waveforms (VDD = $1.8V \pm 0.1V$ )




Load Circuit: High-to-Low Slew-Rate Adjustment




Voltage Waveforms: High-to-Low Slew-Rate Adjustment




Load Circuit: Low-to-High Slew-Rate Adjustment




Voltage Waveforms: Low-to-High Slew-Rate Adjustment




**Load Circuit: Error Output Measurements** 



Voltage Waveforms: Open Drain Output Low-to-High Transition Time (with respect to RESET input)



Voltage Waveforms: Open Drain Output High-to-Low Transition Time (with respect to clock inputs)




Voltage Waveforms: Open Drain Output Low-to-High Transition Time (with respect to clock inputs)

#### NOTES:

- 1. CL includes probe and jig capacitance.
- 2. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$ 10MHz, Zo =  $50\Omega$ , input slew rate = 1 V/ns  $\pm$ 20% (unless otherwise specified).

## Package Outline and Package Dimensions - BGA

Package dimensions are kept current with JEDEC Publication No. 95




#### ALL DIMENSIONS IN MILLIMETERS

			Т		B	ALL GR	ID	d	h	REF.	DIMS
	D	Е	Min/Max	е	Horiz	Vert	Total	Min/Max	Min/Max	b	С
I	13.00 Bsc	9.00 Bsc	1.10/1.30	0.65 Bsc	12	18	160	0.35/0.45	0.27/0.37	0.975	0.925

NOTE: Ball grid total indicates maximum ball count for package. Lesser quantity may be used.

### **Ordering Information**



## Innovate with IDT and accelerate your future networks. Contact:

# www.IDT.com

#### **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### **Asia Pacific and Japan**

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

### Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339

