# Low Voltage PLL Clock Driver

The MPC990/991 is a 3.3V compatible, PLL based ECL/PECL clock driver. The fully differential design ensures optimum skew and PLL jitter performance. The performance of the MPC990/991 makes the device ideal for Workstation, Mainframe Computer and Telecommunication applications. The MPC990 and MPC991 devices are identical except in the interface to the reference clock for the PLL. The MPC990 offers an on–board crystal oscillator as the PLL reference while the MPC991 offers a differential ECL/PECL input for applications which need to lock to an existing clock signal. Both designs offer a secondary single–ended ECL clock for system test capabilities.

- Fully Integrated PLL
- Output Frequency Up to 400MHz
- ECL/PECL Inputs and Outputs
- Operates from a 3.3V Supply
- Output Frequency Configurable
- TQFP Packaging
- ±50ps Cycle–to–Cycle Jitter

The MPC990/991 offers three banks of outputs which can each be programmed via the the four fsel pins of the device. There are 16 different output frequency configurations available in the device. The configurations include output ratios of 1:1, 2:1, 3:1, 3:2, 4:1, 4:3, 4:3:1 and 4:3:2. The programming table in this data sheet illustrates the various programming options. The SYNC output monitors the relationship between the Qa and Qc output banks. The output pulses per the timing diagrams in this data sheet signal the coincident edges of the two output


banks. This feature is useful for non binary relationships between output frequencies (i.e., 3:2 or 4:3 relationships). The Sync\_Sel input toggles the Qd outputs between sync signals and extensions to the Qc bank of outputs.

The MPC990/991 provides a separate output for the feedback to the PLL. This allows for the feedback frequency to be programmed independently of the other outputs allowing for unique input vs output frequency relationships. The fselFB inputs provide 6 different feedback frequencies from the QFB differential output pair.

The MPC990/991 features an external differential ECL/PECL feedback to the PLL. This external feedback feature allows for the MPC991's use as a "zero" delay buffer. The propagation delay between the input reference and the output is dependent on the input reference frequency. The selection of higher reference frequencies will provide near zero delay through the device.

The PLL\_En, Ref\_Sel and the Test\_Clk input pins provide a means of bypassing the PLL and driving the output buffers directly. This allows the user to single step a design during system debug. Note that the Test\_Clk input is routed through the dividers so that depending on the programming several edges on the Test\_Clk input will be needed to get corresponding edge transitions on the outputs. The VCO\_Sel input provides a means of recentering the VCO to provide a broader range of VCO frequencies for stable PLL operation.

If the frequency select or the VCO\_Sel pins are changed during operation, a master reset signal must be applied to ensure output synchronization and phase–lock. If the VCO is driven beyond its maximum frequency, the VCO can outrun the internal dividers when the VCO\_Sel pin is low. This will also prevent the PLL from achieving lock. Again, a master reset signal will need to be applied to allow for phase–lock. The device employs a power–on reset circuit which will ensure output synchronization and PLL lock on initial power–up.





2/97




Figure 1. 52–Lead Pinout (Top View)

# **FUNCTION TABLE 1**


	INPUTS				OUTPUTS	
fsel3	fsel2	fsel1	fsel0	Qa	Qb	Qc
0	0	0	0	÷2	÷2	÷2
0	0	0	1	÷2	÷2	÷4
0	0	1	0	÷2	÷4	÷4
0	0	1	1	÷2	÷2	÷6
0	1	0	0	÷2	÷6	÷6
0	1	0	1	÷2	÷4	÷6
0	1	1	0	÷2	÷4	÷8
0	1	1	1	÷2	÷6	÷8
1	0	0	0	÷2	÷2	÷8
1	0	0	1	÷2	÷8	÷8
1	0	1	0	÷4	÷4	÷6
1	0	1	1	÷4	÷6	÷6
1	1	0	0	÷4	÷6	÷8
1	1	0	1	÷6	÷6	÷8
1	1	1	0	÷6	÷8	÷8
1	1	1	1	÷8	÷8	÷8

#### **FUNCTION TABLE 2**

fselFB2	fselFB1	fselFB0	QFB		
0	0	0	+2		
0	0	1	+4		
0	1	0	+6		
0	1	1	+8		
1	0	0	+8		
1	0	1	+16		
1	1	0	+24		
1	1	1	+32		

#### **FUNCTION TABLE 3**

Control Pin	Logic '0'	Logic '1'
PLL_En	Enable PLL	Bypass PLL
VCO_Sel	fVCO	fVCO/2
Ref_Sel	xtal or ECL/PECL	Test_Clk
MR	—	Reset Outputs
SYNC_Sel	SYNC Outputs	Match Qc Outputs






Figure 2. MPC990/991 Logic Diagram




Figure 3. Timing Diagrams

			0°C			25°C			70°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
VOH	Output HIGH Voltage	-1.3		-0.7	-1.3	-1.0	-0.7	-1.3		-0.7	V
V <sub>OL</sub>	Output LOW Voltage	-2.0		-1.4	-2.0	-1.7	-1.4	-2.0		-1.4	V
VIH	Input HIGH Voltage	-1.1		-0.9	-1.1		-0.9	-1.1		-0.9	V
VIL	Input LOW Voltage	-1.8		-1.5	-1.8		-1.5	-1.8		-1.5	V
Vpp	Minimum Input Swing	500			500			500			mV
VCMR	Common Mode Range	V <sub>CC</sub> -1.3V		V <sub>CC</sub> -0.5V	V <sub>CC</sub> –1.3V		V <sub>CC</sub> -0.5V	V <sub>CC</sub> -1.3V		V <sub>CC</sub> -0.5V	V
Iн	Input HIGH Current			150			150			150	μΑ
IGNDI	Power Supply Current		200	240		200	240		200	240	mA

# ECL DC CHARACTERISTICS (T<sub>A</sub> = 0° to 70°C, $V_{CCA} = V_{CCI} = V_{CCO} = 0V$ , GNDI = -3.3V ±5%, Note 1.)

1. Refer to Motorola Application Note AN1545/D "Thermal Data for MPC Clock Drivers" for thermal management guidelines.

<b>PECL DC CHARACTERISTICS</b> (T <sub>A</sub> = $0^{\circ}$ to 7	$0^{\circ}C$ , $V_{CCA} = V_{CCI} = V_{CCC}$	$3 = 3.3V \pm 5\%$ , GNDI = 0V, Note 2.)
---	--	--

		0°C			25°C			70°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
VOH	Output HIGH Voltage (Note 3.)	2.0		2.6	2.0	2.3	2.6	2.3		2.6	V
V <sub>OL</sub>	Output LOW Voltage (Note 3.)	1.3		1.9	1.3	1.6	1.9	1.3		1.9	V
VIH	Input HIGH Voltage (Note 3.)	2.2		2.4	2.2		2.4	2.2		2.4	V
VIL	Input LOW Voltage (Note 3.)	1.5		1.8	1.5		1.8	1.5		1.8	V
VPP	Minimum Input Swing	500			500			500			mV
VCMR	Common Mode Range	V <sub>CC</sub> -1.3V		V <sub>CC</sub> -0.5V	V <sub>CC</sub> -1.3V		V <sub>CC</sub> -0.5V	V <sub>CC</sub> -1.3V		V <sub>CC</sub> -0.5V	V
Iн	Input HIGH Current			150			150			150	μΑ
IGNDI	Power Supply Current		200	240		200	240		200	240	mA

Refer to Motorola Application Note AN1545/D "*Thermal Data for MPC Clock Drivers*" for thermal management guidelines.
These values are for V<sub>CC</sub> = 3.3V. Level Specifications will vary 1:1 with V<sub>CC</sub>.

# AC CHARACTERISTICS (T<sub>A</sub> = 0° to 70°C, V<sub>CCA</sub> = V<sub>CCI</sub> = V<sub>CCO</sub> = 3.3V ±5%, Termination of 50 $\Omega$ to V<sub>CC</sub> – 2.0V)

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
<sup>f</sup> xtal	Crystal Oscillator Frequency	10		25	MHz	
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time	0.2		1.0	ns	20% to 80%
t <sub>pw</sub>	Output Duty Cycle	47.5	50	52.5	%	
t <sub>os</sub>	Output-to-Output Skew Same Frequency Different Frequencies		150 250	250 350	ps	
fVCO	PLL VCO Lock Range VCO_Sel = '0' VCO_Sel = '1'	400 200		800 400	MHz	FB ÷8 to ÷32 (Note 4.) FB ÷4 to ÷32
<sup>t</sup> pd	Ref to Feedback Offset	75	250	425	ps	f <sub>ref</sub> = 50MHz (Note 5.)
fmax	Maximum Output Frequency Qa,Qb,Qc (÷2) Qa,Qb,Qc (÷4) Qa,Qb,Qc (÷6) Qa,Qb,Qc (÷8)			400 200 133 100	MHz	
tjitter	Cycle-to-Cycle Jitter (Peak-to-Peak)		±50		ps	
<sup>t</sup> lock	Maximum PLL Lock Time			10	ms	

4. With VCO\_Sel = '0', the PLL will be unstable with a +2, +4 or +6 feedback ratio. With VCO\_Sel = '1', the PLL will be unstable with a +2 feedback ratio.

 $t_{pd}$  is specified for 50MHz input reference FB  $\div$ 8. The window will shrink/grow proportionally from the minimum limit with shorter/longer input reference periods. The  $t_{pd}$  does not include jitter. 5.

Symbol	Characteristic	Min	Max	Unit	Condition
t <sub>r</sub> , t <sub>f</sub>	TCLK Input Rise/Falls		3.0	ns	
fref	Reference Input Frequency	Note 6.	Note 6.	MHz	
<sup>f</sup> refDC	Reference Input Duty Cycle	25	75	%	

### PLL INPUT REFERENCE CHARACTERISTICS (T<sub>A</sub> = 0 to 70°C)

6. Maximum and minimum input reference frequencies are limited by the VCO lock range and the feedback divider.

## **APPLICATIONS INFORMATION**

#### Using the On–Board Crystal Oscillator

The MPC990 features an on-board crystal oscillator to allow for seed clock generation as well as final distribution. The on-board oscillator is completely self contained so that the only external component required is the crystal. As the oscillator is somewhat sensitive to loading on its inputs the user is advised to mount the crystal as close to the MPC990 as possible to avoid any board level parasitics. To facilitate co-location surface mount crystals are recommended, but not required.

The oscillator circuit is a series resonant circuit as opposed to the more common parallel resonant circuit, this eliminates the need for large on-board capacitors. Because the design is a series resonant design for the optimum frequency accuracy a series resonant crystal should be used (see specification table below). Unfortunately most of the shelf crystals are characterized in a parallel resonant mode. However a parallel resonant crystal is physically no different than a series resonant crystal, a parallel resonant crystal is simply a crystal which has been characterized in its parallel resonant mode. Therefore in the majority of cases a parallel specified crystal can be used with the MPC990 with just a minor frequency error due to the actual series resonant frequency of the parallel resonant specified crystal. Typically a parallel specified crystal used in a series resonant mode will exhibit an oscillatory frequency a few hundred ppm lower than the specified value. For most processor implementations a few hundred ppm translates into kHz inaccuracies, a level which does not represent a major issue.

The MPC990 is a clock driver which was designed to generate outputs with programmable frequency relationships and not a synthesizer with a fixed input frequency. As a result the crystal input frequency is a function of the desired output frequency. For a design which utilizes the external feedback to the PLL the selection of the crystal frequency is straight forward; simply chose a crystal which is equal in frequency to the fed back signal.

#### **Table 1. Crystal Specifications**

Parameter	Value
Crystal Cut	Fundamental at Cut
Resonance	Series Resonance*
Frequency Tolerance	±75ppm at 25°C
Frequency/Temperature Stability	±150pm 0 to 70°C
Operating Range	0 to 70°C
Shunt Capacitance	5–7pF
Equivalent Series Resistance (ESR)	50 to 80Ω Max
Correlation Drive Level	100µW
Aging	5ppm/Yr (First 3 Years)

See accompanying text for series versus parallel resonant discussion.

#### **Power Supply Filtering**

The MPC990/991 is a mixed analog/digital product and as such it exhibits some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. The MPC990/991 provides separate power supplies for the output buffers (V<sub>CCO</sub>) and the internal PLL (VCCA) of the device. The purpose of this design technique is to try and isolate the high switching noise digital outputs from the relatively sensitive internal analog phase–locked loop. In a controlled environment such as an evaluation board this level of isolation is sufficient. However, in a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simplest form of isolation is a power supply filter on the VCCA pin for the MPC990/991.

Figure 4 illustrates a typical power supply filter scheme. The MPC990/991 is most susceptible to noise with spectral content in the 1KHz to 1MHz range. Therefore the filter

should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop that will be seen between the VCC supply and the VCCA pin of the MPC990/991. From the data sheet the IVCCA current (the current sourced through the VCCA pin) is typically 15mA (20mA maximum), assuming that a minimum of 3.0V must be maintained on the VCCA pin very little DC voltage drop can be tolerated when a 3.3V V<sub>CC</sub> supply is used. The resistor shown in Figure 4 must have a resistance of 5–15 $\Omega$  to meet the voltage drop criteria. The RC filter pictured will provide a broadband filter with approximately 100:1 attenuation for noise whose spectral content is above 20KHz. As the noise frequency crosses the series resonant point of an individual capacitor it's overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL.

Although the MPC990/991 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may

be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.





Figure 4. Power Supply Filter





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and the such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and the such unintended or unauthorized so fortorola, nor. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.


#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405; Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

47 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://www.mot.com/sps/

٥



JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,

