
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


### description

The 'LV164A devices are 8-bit parallel-out serial shift registers designed for 2-V to 5.5-V  $\rm V_{CC}$  operation.

### SN54LV164A . . . J OR W PACKAGE SN74LV164A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



## SN54LV164A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

These devices feature AND-gated serial (A and B) inputs and an asynchronous clear ( $\overline{CLR}$ ) input. The gated serial inputs permit complete control over incoming data, as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock (CLK) input.

The SN54LV164A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV164A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.




#### **FUNCTION TABLE**

	INPU	JTS		C	UTPUT	S
CLR	CLK	Α	В	$Q_{A}$	QB.	QH
L	Х	Χ	Х	L	L	L
Н	L	Χ	X	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>H0</sub>
Н	$\uparrow$	Н	Н	Н	$Q_{An}$	Q <sub>Gn</sub>
Н	$\uparrow$	L	Χ	L	$Q_{An}$	$Q_{Gn}$
Н	$\uparrow$	Χ	L	L	$Q_{An}$	$Q_{Gn}$

 $Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{H0}$  = the level of  $Q_{A}$ ,  $Q_{B}$ , or  $Q_{H}$ , respectively, before the indicated steady-state input conditions were


Q<sub>An</sub>, Q<sub>Gn</sub> = the level of Q<sub>A</sub> or Q<sub>G</sub> before the most recent ↑ transition of the clock: indicates a 1-bit shift

### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.


### logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.



### typical clear, shift, and clear sequences



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)		
Voltage range applied to any output in the high		–0.3 v to 7 v
or power-off state, $V_O$ (see Note 1)		–0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ )		–20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CO}$	c)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V <sub>CC</sub> or GND		
Package thermal impedance, θ <sub>JA</sub> (see Note 3):		
,	DB package	
	DGV package	
	NS package	
	PW package	
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



### recommended operating conditions (see Note 4)

			SN54L	V164A	SN74	_V164A	UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V <sub>CC</sub> ×0.7	7	$V_{CC} \times 0$ .	7	V
VIH	r light-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V <sub>CC</sub> ×0.7	7	$V_{CC} \times 0$ .	7	ľ
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V <sub>CC</sub> ×0.7	7	$V_{CC} \times 0$ .	7	
		V <sub>CC</sub> = 2 V		0.5		0.5	
\ \/	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	\	/CC × 0.3		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	\	/CC×0.3		V <sub>CC</sub> ×0.3	ľ
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	\	/ <sub>CC</sub> × 0.3		$V_{CC} \times 0.3$	
٧ <sub>I</sub>	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0	Vcc	0	VCC	V
		V <sub>CC</sub> = 2 V	ŷ	<b>-</b> 50		-50	μΑ
	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	200	-2		-2	
ЮН	r light-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	A	-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		V <sub>CC</sub> = 2 V		50		50	μΑ
lo.	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		6		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	200	0	200	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$	0	100	0	100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0	20	0	20	
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	1	SN54LV164A	SN74LV164A	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN TYP MAX	MIN TYP MAX	UNII
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1	V <sub>CC</sub> -0.1	
Va.,	I <sub>OH</sub> = -2 mA	2.3 V	2	2	V
VOH	I <sub>OH</sub> = -6 mA	3 V	2.48	2.48	V
	I <sub>OH</sub> = -12 mA	4.5 V	3.8	3.8	
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V	0.	0.1	
Va.	I <sub>OL</sub> = 2 mA	2.3 V	0.4	4 0.4	V
VOL	I <sub>OL</sub> = 6 mA	3 V	€ 0.4 <i>-</i>	0.44	V
	I <sub>OL</sub> = 12 mA	4.5 V	0.5	5 0.55	
Ιį	$V_I = V_{CC}$ or GND	0 V to 5.5 V	±	1 ±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20	20	μΑ
l <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 $V$	0 V		5 5	μΑ
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	2.2	2.2	pF

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	/164A	SN74L	/164A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
Γ.	Pulse duration	CLR low	6		6.5		6.5		no
l t <sub>W</sub>	ruise duration	CLK high or low	6.5		7.5	1001	7.5		ns
	Ontare time	Data before CLK↑	6.5		8.5	110	8.5		
t <sub>su</sub>	Setup time	CLR inactive	3		3		3		ns
t <sub>h</sub>	Hold time	Data after CLK↑	-0.5		0		0		ns

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	/164A	SN74L	/164A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLR low	5		5		5		ns
t <sub>W</sub>	ruise duration	CLK high or low	5		5	1001	5		115
Ţ.	Catura tion o	Data before CLK↑	5		6	110	6		20
t <sub>su</sub>	Setup time	CLR inactive	2.5		2.5		2.5		ns
t <sub>h</sub>	Hold time	Data after CLK↑	0		0		0		ns

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> =	25°C	SN54L	V164A	SN74L\	V164A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
	Pulse duration	CLR low	5		5		5		no
t <sub>w</sub>	ruise duration	CLK high or low	5		5	10,71	5		ns
Γ.	Catura tions	Data before CLK↑	4.5		4.5	ŽĮ,	4.5		no
t <sub>su</sub>	Setup time	CLR inactive	2.5		2.5		2.5		ns
t <sub>h</sub>	Hold time	Data after CLK↑	1		1		1		ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	Δ = 25°C	;	SN54L\	/164A	SN74L\	/164A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C <sub>L</sub> = 15 pF	55*	105*		50*		50		MHz
fmax			C <sub>L</sub> = 50 pF	45	85		40	10,01	40		IVII IZ
t <sub>pd</sub>	CLK	Q	C <sub>I</sub> = 15 pF		9.2*	17.6*	(1*)	20*	1	20	ns
t <sub>PHL</sub>	CLR	Q	O[ = 13 pr		8.6*	16*	4*	18*	1	18	115
t <sub>pd</sub>	CLK	Q	C <sub>I</sub> = 50 pF		11.5	21.1	1	24	1	24	ns
t <sub>PHL</sub>	CLR	Q	CL = 50 pr		10.8	19.5	1	22	1	22	115

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54L	/164A	SN74L\	/164A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C <sub>L</sub> = 15 pF	80*	155*		65*	_	65		MHz
<sup>T</sup> max			$C_{L} = 50 \text{ pF}$	50	120		45	J.M	45		IVITZ
<sup>t</sup> pd	CLK	Q	C: _ 15 pE		6.4*	12.8*	1*	15*	1	15	
t <sub>PHL</sub>	CLR	ά	C <sub>L</sub> = 15 pF		6*	12.8*	1*	15*	1	15	ns
<sup>t</sup> pd	CLK	Q	C 50 pF		8.3	16.3	1	18.5	1	18.5	ns
tPHL	CLR	Q	$C_L = 50 pF$		7.9	16.3	1	18.5	1	18.5	115

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	A = 25°C	;	SN54L	V164A	SN74L\	/164A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C <sub>L</sub> = 15 pF	125*	220*		105*		105		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	85	165		75	10,71	75		IVITIZ
<sup>t</sup> pd	CLK	Q	C <sub>I</sub> = 15 pF		4.5*	9*	1*	10.5*	1	10.5	no
t <sub>PHL</sub>	CLR	Q	CL = 15 pr		4.2*	8.6*	1*	10*	1	10	ns
<sup>t</sup> pd	CLK	Q	C: - 50 pF		6	11	1	12.5	1	12.5	ns
t <sub>PHL</sub>	CLR	L Q	C <sub>L</sub> = 50 pF		5.8	10.6	1	12.5	1	12.5	115

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## noise characteristics, $V_{CC} = 3.3 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 5)


	PARAMETER	SN	74LV164	Α	UNIT
	PARAMETER	MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V <sub>OL</sub>		0.28	0.8	V
V <sub>OL</sub> (V)	Quiet output, minimum dynamic V <sub>OL</sub>		-0.22	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3.09		V
VIH(D)	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.

### operating characteristics, $T_A = 25^{\circ}C$

I		PARAMETER	TEST CONDITIONS	VCC	TYP	UNIT
I	Card	Power dissipation capacitance	C <sub>1</sub> = 50 pF, f = 10 MHz	3.3 V	48.1	pF
l	Cpd	Tower dissipation capacitance	OL = 30 pr, 1 = 10 Wi12	5 V	47.5	рі

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated