SCBS046C - FEBRUARY 1990 - REVISED JULY 1998

11 2A1

- State-of-the-Art BiCMOS Design
   Substantially Reduces Standby Current
- 3-State Outputs Drive Bus Lines or Buffer-Memory Address Registers
- ESD Protection Exceeds 2000 V Per MIL-STD-883 Method 3015
- High-Impedance State During Power Up and Power Down
- Package Options Include Small-Outline (DW) and Standard Plastic DIPs (N)

#### (TOP VIEW) 10E 20 VCC 1A1 🛮 2 19 20E 2Y4 **1** 3 18 1 1Y1 1A2 □ 17 2A4 2Y3 [ 16 1Y2 1A3 □ 15 2A3 2Y2 🛮 7 14 11 1Y3 1A4 [] 8 13 1 2A2 12 1Y4 2Y1 **1** 9

GND **1** 10

**DW OR N PACKAGE** 

## description

This octal buffer and line driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. With the SN64BCT240 and SN64BCT244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable  $(\overline{OE})$  inputs, and complementary OE and  $\overline{OE}$  inputs.

The SN64BCT241 is characterized for operation from -40°C to 85°C and 0°C to 70°C.

#### **FUNCTION TABLES**

INP	JTS	OUTPUT
10E	1A	1Y
L	Н	Н
L	L	L
Н	Χ	Z

INP	JTS	OUTPUT
20E	2A	2Y
Н	Н	Н
Н	L	L
L	Χ	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### logic symbol<sup>†</sup>

#### 10E ΕN 18 $\triangleright$ $\nabla$ 1Y1 16 1Y2 1A2 6 14 1A3 1Y3 8 12 1A4 1Y4 20E ΕN 11 9 $\triangleright$ 2Y1 2A1 7 13 2Y2 2A2 5 15 2Y3 2A3 17 3 2A4 2Y4

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	– 0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	– 0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, VO	– 0.5 V to 5.5 V
Voltage range applied to any output in the high state, VO	– 0.5 V to V <sub>CC</sub>
Current into any output in the low state, IO	128 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	97°C/W
N package	
Storage temperature range, T <sub>stg</sub>	. −65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative voltage rating may be exceeded if the input clamp current rating is observed.
  - 2. The package thermal impedance is calculated in acordane with JESD 51, except for through-hole packages, which use a trace length of zero.



### recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
lik	Input clamp current			-18	mA
ІОН	High-level output current			-15	mA
lOL	Low-level output current			64	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP†	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2	V	
		V-00 - 45 V	IOH = -3  mA	2.4	3.3			
Vон		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -15 mA	2	3.1		V	
		$V_{CC} = 4.75 V,$	$I_{OH} = -3 \text{ mA}$	2.7				
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = 64 mA		0.42	0.55	V	
lozh		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50	μΑ	
lozL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50	μΑ	
1	1 <del>0E</del> at 0.8 V,	V <sub>CC</sub> = 0 to 2.3 V (power up)	Va 27 V or 0 5 V			± 50	A	
loz	20E at 2 V	V <sub>CC</sub> = 1.8 V to 0 (power down)	$V_0 = 2.7 \text{ V or } 0.5 \text{ V},$			± 50	μΑ	
ΙĮ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA	
lн		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ	
1	10E or 20E	V 55V	V <sub>I</sub> = 0.5 V				mA	
ΙL	Any A input	V <sub>CC</sub> = 5.5 V,	V = 0.5 V			-1.6	IIIA	
los‡		V <sub>CC</sub> = 5.5 V,	VO = 0	-100		-225	mA	
ICCL		V <sub>CC</sub> = 5.5 V,	Output open		23	43	mA	
Іссн		V <sub>CC</sub> = 5.5 V,	Output open		53	85	mA	
Iccz		V <sub>CC</sub> = 5.5 V,	Output open		4	10	mA	
Ci		V <sub>CC</sub> = 5 V,	V <sub>I</sub> = 2.5 V or 0.5 V		6		pF	
Co		V <sub>CC</sub> = 5 V,	V <sub>O</sub> = 2.5 V or 0.5 V		11		pF	

 $<sup>\</sup>uparrow$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


## SN64BCT241 **OCTAL BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCBS046C - FEBRUARY 1990 - REVISED JULY 1998

## switching characteristics (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 25^{\circ}C$		$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R1$ = 500 $\Omega$ , $R2$ = 500 $\Omega$				UNIT
	(INPUT)				T <sub>A</sub> = -40°C to 85°C		T <sub>A</sub> = 0°C to 70°C		
			MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A	Y	0.5	4.5	0.5	5.2	0.5	4.9	ns
t <sub>PHL</sub>			1	5.4	1	6.3	1	5.9	
<sup>t</sup> PZH	10E or 20E	V	1	7.8	1	9.1	1	8.7	ns
t <sub>PZL</sub>		'	1	8.6	1	10	1	9.4	115
<sup>t</sup> PHZ	10E or 20E		1	6.8	1	8.4	1	8.1	ns
t <sub>PLZ</sub>	106 01 206	1	1	8.1	1	11	1	9.9	115



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

PROPAGATION DELAY TIMES (see Note D)

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $t_{\Gamma}$  =  $t_{f}$   $\leq$  2.5 ns, duty cycle = 50%.

**ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS** 

- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.
- E. When measuring propagation delay times of 3-state outputs, switch S1 is open.

Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated