

14-CHARACTER 2-LINE DOT MATRIX LCD CONTROLLER DRIVER WITH SMOOTH SCROLL FUNCTION

■ GENERAL DESCRIPTION

The NJU6520 is a Dot Matrix LCD controller driver for 14-character 2-line with icon display in single chip. It contains voltage tripler, bleeder resistor, CR oscillator, serial interface circuit, instruction decoder controller, character generator ROM/RAM, high voltage operating common and segment drivers.

The internal voltage converter generates high voltage (about 8V) from the voltage supply voltage(3V) for high contrast LCD. The contrast control function realizes 16 steps VLCD adjustable by the internal Electrical Voltage Resistor.

The CR oscillator incorporates C and R, therefore no external components for oscillation are required.

The serial interface circuits which operate by 1MHz, can be connected directly to serial port of the microprocessor.

The character generator consists of 7,680 bits ROM and 64×6 bits RAM.

The 18-common (16 for character, 2 for icon) and 84-segment drives up to 14-character 2-line, and the icon common driver display up to 84-lcon display.

As an outstanding feature, NJU6520 realizes the horizontal smooth scroll of characters by combination of instructions.

FEATURES

- 14-character 2-line Dot Matrix LCD Controller Driver
- Maximum 84-icon Display
- Serial Interface
- Display Data RAM 30 x 8 bits : Maximum 14-character 2-line Display
- Character Generator ROM 7,680 bits : 192 Characters (5 x 7 Dots)
- Character Generator RAM 64 x 6 bits: 8 Patterns (6 x 8 Dots)
- Icon Display RAM 14 x 6 bits: 84-icons display
- High Voltage LCD Driver: 18-common / 84-segment
- Duty Ratio : 1/18 or 1/9 Duty by instruction
- Useful Instruction Set : Clear Display, Return Home, Display ON/OFF Control.

Cursor ON/OFF Cont, Display Blink, Cursor Shift,

Character Shift, Dot Shift

- Power On Initialize / Hardware Reset Function
- Electrical Variable Resistor On-chip
- Oscillation Circuit On-chip
- Voltage Tripler and bleeder Resistor On-chip
- Low Power Consumption
- Operating Voltage 2.4 to 3.6 V (Except LCD Driving Voltage)
- Package Outline --- Bump-Chip
- C-MOS Technology


■ PACKAGE OUTLINE



NJU6520CH



■ PAD LOCATION





■ TERMINAL DESCRIPTION

CHIP SIZE 9.70 \times 2.52mm (Chip Center X=0 μ m, Y=0 μ m)

IERMINAL	DESCRIPTIO	N	Unir
PAD No.	PAD NAME	X=(μm)	Y=(μm)
1	DUMMY1	-4514	-1111
2	V۱	-4236	-1111
3	V ₂	-3831	-1111
4	Vз	-3397	-1111
5	V4	-2992	-1111
6	V ₅	-2562	-1111
7	VR ·	-2230	-1111
8	Vss	-1799	-1111
9	V _{500T}	-1467	-1111
10	C ₂	-1134	-1111
11	C ₂ ⁺	-730	-1111
12	Cı -	-299	-1111
13	C1 +	106	-1111
14	VDD	536	-1111
15	OSC ₁	833	-1111
16	0SC ₂	1087	-1111
17	TEST	1370	-1111
18	S10	1625	-1111
19	SCL	1908	-1111
20	CS	2163	-1111
21	R/W	2454	-1111
22	RS	2709	-1111 :
23	RESET	3000	-1111
24	DUMMY2	3217	-1111
25	DUMMY3	3377	-1111
26	DUMMY4	3537	-1111
27	DUMMY5	3697	-1111
28	DUMMY6	3857	-1111
29	DUMMY7	4017	-1111
30	DUMMY8	4177	-1111
31	DUMMY9	4337	-1111
32	DUMMY10	4497	-1111
33	DUMMY11	4497	1111
34	DUMMY12	4337	1111
35	DUMMY13	4177	1111
36	DUMMY14	4017	1111
37	DUMMY15	3857	1111
38	COMMK ₁	3685	1111
39	COMMIX 1	3605	1111
40	COM ₂	3525	1111
41	COM ₃	3445	1111
42	COM ₄	3365	1111
42	COM ₅	3285	1111
43	COM ₅	3205	1111
	COM ₅	3125	1111
45			1111
46	COM ₈	3045	1111
47	SEG ₁	2965	
48	SEG ₂	2885	1111
49	SEG ₃	2805	1111
50	SEG₄	2725	1111

PAD No.	PAD NAME	X=(μm)	Y=(μm)
51	SEG₅	2645	1111
52	SEG₃	2565	1111
53	SEG,	2485	1111_
54	SEG	2405	1111
55	SEG ₉	2325	1111
56	SEG ₁₀	2245	1111
57	SEG ₁₁	2165	1111
58	SEG ₁₂	2085	1111
59	SEG ₁₃	2005	1111
60	SEG ₁₄	1925	1111
61	SEG ₁₅	1845	1111
62	SEG ₁₈	1765	1111
63	SEG ₁₇	1685	1111
64	SEG ₁₈	1605	1111
65	SEG ₁₉	1525	1111
66	SEG ₂₀	1445	1111
67	SEG _{2 1}	1365	1111
68	SEG ₂₂	1285	1111
69	SEG ₂₃	1205	1111
70	SEG ₂₄	1125	1111
71	SEG ₂₅	1045	1111
72	SEG ₂₆	965	1111
73	SEG ₂₇	885	1111
74	SEG ₂₈	805	1111
75	SEG ₂₉	725	1111
76	SEG ₃₀	645	1111
77	SEG _{3 1}	565	1111
78	SEG ₃₂	485	1111
79	SEG _{3 3}	405	1111
80	SEG ₃₄	325	1111
81	SEG₃₅	245	1111
82	SEG _{3 6}	165	1111
83	SEG ₃₇	85	1111
84	SEG ₃₈	5	1111
85	SEG ₃₉	-75	1111
86	SEG ₄₀	-155	1111
87	SEG ₄₁	-235	1111
88	SEG _{4 2}	-315	1111
89	SEG ₄₃	-395	1111
90	SEG ₄₄	-475	1111
91	SEG ₄₅	-555	1111
92	SEG ₄₆	-635	1111
93	SEG ₄₇	-715	1111
94	SEG ₄₈	-715 -795	1111
95	SEG ₄₉	-795 -875	1111
96	SEG ₅₀	-955	1111
97	SEG _{5 1}	-1035	1111
98	SEG _{5 2}	-1115	1111
99	SEG 5 3	-1195	1111
100	SEG 5 4	-1275	1111




PAD No.	PAD NAME	$X=(\mu m)$	Y=(μm)
101	SEG ₅ 5	-1355	1111
102	SEGse	-1435	1111
103	SEG 5 7	-1515	1111
104	SEG₅€	-1595	1111
105	SEG ₅ o	-1675	1111
106	SEGeo	-1755	1111
107	SEG _{6 1}	-1835	1111
108	SEG _{6 2}	-1915	1111
109	SEG ₆₃	-1995	1111
110	SEG ₆ 4	-2075	1111
111	SEG ₆₅	-2155	1111
112	SEG _{6 6}	-2235	1111
113	SEG _{6.7}	-2315	1111
114	SEG ₆₈	-2395	1111
115	SEG _{6 9}	-2475	1111
116	SEG 7 0	-2555	1111
117	SEG ₇₁	-2635	1111
118	SEG72	-2715	1111
119	SEG 7 3	-2795	1111
120	SEG 7 4	-2875	1111
121	SEG 7 5	-2955	1111
122	SEG 7 6	-3035	1111

		<u> </u>	V=(
PAD No.	PAD NAME	X=(μm)	Y=(μm)
123	SEG 7 7	-3115	1111
124	SEG 78	-3195	1111
125	SEG 7 9	-3275	1111
126	SEGso	-3355	1111
127	SEG _{8 1}	-3435	1111
128	SEG ₈₂	-3515	1111
129	SEGas	-3595	1111
130	SEG ₈₄	-3675	1111
131	COMMK ₂	-3755	1111
132	COM 1 6	-3835	1111
133	COM ₁₅	-3915	1111
134	COM _{1.4}	-3995	1111
135	COM ₁₃	-4075	1111
136	COM ₁₂	-4155	1111
137	COM _{1.1}	-4235	1111
138	COM10	-4315	1111
139	COMs	-4395	1111
140	DUMMY16	-4514	1111
Alignment Mark	AL1_A1	-4639	-1111
Alignment Wark	ALI_A2	4622	-1111
Alignment Mark	AL I_B3	4622	1111
Alignment Mark	AL I_B4	-4639	1111



BLOCK DIAGRAM



- Internal Bleeder Resistors (RB) RB (10 k Ω) × 5 = 50 k Ω typ.
- Electrical Variable Resistor (E. V. R) E. V. R. (00) $_{\rm H}$ (DB $_3$, DB $_2$, DB $_1$, DB $_0$ = 0, 0, 0, 0) = 0 Ω typ. E. V. R. (FF) $_{\rm H}$ (DB $_3$, DB $_2$, DB $_1$, DB $_0$ = 1, 1, 1, 1) = 25 k Ω typ.



■ TERMINAL DESCRIPTION

PAD No.	SYMBOL.	1/0	FUNCTION
14 8	V _{DD} Vss	_	Power Source V _{DD} =+3V , V _{SS} =0V
2~6	V1~V6	ı	LCD Driving Voltage Terminals.
15 16	0SC ₁ 0SC ₂	1 0	Oscillation Frequency Adjust Terminals. Normally open. (Oscillation C and R are incorporated, fosc=125kHz) For external clock operation, the clock should be input on OSC1.
18	\$10	1/0	Serial Data 1/0 Terminal.
19	SCL	ı	Shift Clock Input Terminal
20	CS	ı	Chip Select Signal Input Terminal
21	R/W	Γ	Read/Write Selection Signal Input Terminal. (Pull-up) "O": Write, "1": Read
22	RS	l	Register Selection Signal Input Terminal. (Pull-up) "O": Instruction Register (Writing) Busy Flag, Address Counter (Reading) "1": Data Register (Writing / Reading)
39~46 139~132	COM ₁ ~ COM ₈ COM ₉ ~ COM ₁₆	0	LCD Common Driving Signal output terminals.
38 131	COMMK1 COMMK2	0	Icon Display Common Driving Signal output terminals.
47~130	SEG1~SEG84	0	LCD Segment Driving Signal output terminals.
13, 12 11, 10	C1 ⁺ , C1 ⁻ C2 ⁺ , C2 ⁻	1/0	Step up voltage capacitor connecting terminals. In case of tripler operation, connect the capacitor between ${\bf C_1}^+$ and ${\bf C_1}^-$, ${\bf C_2}^+$ and ${\bf C_2}^-$. In case of doubler operation, connect the capacitor between ${\bf C_2}^+$ and ${\bf C_2}^-$, connect ${\bf C_2}^+$ to ${\bf C_1}^+$, and ${\bf C_1}^-$ should be open.
9	Vsout	0	Step up voltage output terminal.
7	VR	ı	E.V.R. Terminal. The contrast control is practiced by E.V.R. between V_{5} and VR terminal.
23	RESET	1	Reset Terminal. When "L" level over than 1.2ms inputs to this terminal, the system will be reset (fosc=125kHz).
17	TEST	0	Maker testing terminal. Normally Open.
1 24~37 140	DUMMY1 DUMMY2~15 DUMMY16	-	Dummy terminal. Normally Open.



FUNCTIONAL DESCRIPTION

(1) Description for each blocks

(1-1) Register

The NJU6520 incorporates two 8-bit registers, an Instruction Register (IR) and a Data Register (DR). The Register (IR) stores instruction codes such as "Clear Display" and "Cursor Shift", and address data for Display Data RAM (DD RAM), Character Generator RAM (CG RAM) and Icon Display RAM (MK RAM).

The MPU can write the instruction code and address data to the Register (IR), but it cannot read out from the Register (IR).

The Register (DR) is a temporary stored register, the data stored in the Register (DR) is written into the DD RAM, CG RAM or MK RAM and read out from the DD RAM, CG RAM or MK RAM. The data in the Register (DR) written by the MPU is transferred automatically to the DD RAM, CG RAM or MK RAM by internal operation. When the address data for the DD RAM, CG RAM or MK RAM is written into the Register (IR), the addressed data in the DD RAM, CG RAM or MK RAM is transferred to the Register (DR). By the MPU read out the data in the Register (DR), the data transmitting process is performed completely. After reading the data in the Register (DR) by the MPU, the next address data in the DD RAM, CG RAM or MK RAM is transferred automatically to the Register (DR) to provide for the next MPU reading.

These two registers are selected by the selection signal RS as shown below.

Table 1. shows register operation controlled by RS and R/W signals.

Table 1. Register Operation

RS	R/W	Selected Register	Operation
0	0	I D	Write
0	1	IR	Read busy flag(DB7) and address counter(DB0~DB6)
1	0	DR	Write (Register(DR) to DD RAM, CG RAM or MK RAM)
1	1	אַע	Read (DD RAM, CG RAM or MK RAM to Register(DR))

(1-2) Busy Flag (BF

When the internal circuits are in the operation mode, the busy flag (BF) is "1", and any instruction reading is inhibited.

The busy flag (BF) is output at DB $_7$ when RS="0" and R/W="1" as shown in Table 1. The next instruction should be written after the busy flag(BF) goes to "0".

(1-3) Address Counter (AC)

The address counter(AC) addressing the DD RAM, CG RAM and MK RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to Counter(AC). The selection of either the DD RAM, CG RAM or MK RAM is also determined by this instruction.


After writing (or reading) the display data to (or from) the DD RAM, CG RAM or MK RAM, the Counter (AC) increments (or decrements) automatically.

The address data in the Counter(AC) is output from DB $_{\circ}\sim$ DB $_{\circ}$ when RS="0" and R/W="1" as shown in Table 1.

(1-4) Display Data RAM (DD RAM)

The display data RAM (DD RAM) consists of 30 x 8 bits stores up to 30-character display data represented in 8-bit code. (2 out of the 30characters are used for scroll RAM.)

The DD RAM address data set in the address counter (AC) is represented in Hexadecimal.





· 2-line display

	1ch	. 2	3	4	5	6	7	8	9	10	11	12	13	14		← Display Position
1st line	00	01	02	03	04	05	06	07	08	09	OA	ОВ	ос	OD	0E	├ ← DD RAM address ├ (Hex.)
2nd line	10	11	12	13	14	15	16	17	18	19	1A	1B	-1C	1D	1E	(nex.)
															<u></u>	

When the display shift is performed, the DD RAM address changes as follows:

(1st line Left Shift Display)

01	02	03	04	05	06	07	08	09	OA	ОВ	0C	OD	0E	00
10	11	12	13	14	15	16	17	18	19	1A	1B	10	1D	1E

(1st and 2nd line Left Shift Display)

01	02	03	04	05	06	07	08	09	OA	ов	ос	OD	0E	00
11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	10

(1st line Right Shift Display)

0E	00	01	02	03	04	05	06	07	08	09	OA	ОВ	ос	OD
10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E

(1st and 2nd line Right Shift Display)

٠.																
	0E	00	01	02	03	04	05	06	07	08	09	OA	ОВ	ос	OD	
	1E	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	

(1-5) Character Generator ROM (CG ROM)

The Character Generator $ROM(CG\ ROM)$ generates 5 x 7 dots character pattern represented in 8-bit character codes.

The storage capacity is up to 192 kinds of 5 x 7 dots character pattern.

The correspondence between character code and standard character pattern of NJU6520 is shown in Table 2.

User-defined character patterns (Custom Font) are also available by mask option.



Table 2. CG ROM Character Pattern (ROM version -01)

				14510				cter		、.				<u> </u>			
								Up	oper 4 bi	t (HEX.	.)						
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
	0	CG RAM (01)					::	••	::: -					:::	 .	::::	! :::
	1	. (02)			.i.	:::		-:::	***			:::	;;·	:::-	: <u>:</u>	:	:::
	2	(03)	_	11		::	: ::	<u>:::</u> :	!· ···			:	·:[·	:::	.:: ¹	::: :	::::
	3	(04)		:::	:		::		:::.			:	:	:::	*:::	:::.	::::
	4.	05)		:::	::	::		:::	÷			٠.		! ··	#::	 :	::::
	5	. 061	-		•:		1!	::::	i			::				::::	1
	6	:07)		::::	::::		1		i.,.i			:::				::::	:
(HEX.)	7	: 08)		::	:			-:::	ii	-		:::		:::	:	::	:::
Lower 4 bit (HEX.)	8	- 01	,	i.	:::		:::		:::	•		.:	:::	ŀ	. .:	.,!"	:::
	9	021		.:	•		:.;	::.	••			::::	•	.!	: ::	•• ‡	•
	A	- 03 1		::::::	::				:::					•	i·		::::
	В	(04)			:			! ::				:: !	::: ::	!	! !	::	::::
:	С	(05)		::	•:.			::.				***	:::	 !		:::-	===
	D	(06)			•••••			! ''i	:				.::	••••			-:
	Е	(07)		::				:":	•				·	: : :	•••		49.4.
	F	(08)					••••	::::	•			::::	·!	::	::	11	11010 14011 14011 16011 16011 16001 16001

Character code $(1X)_H$, $(8X)_H$, $(9X)_H$ don't exist.



(1-6) Character Generator RAM (CG RAM)

The character generator RAM (CG RAM) can store any kind of character pattern in 6 x 8 dots written by the user program to display user's original character pattern. The CG RAM can store 8 kinds of character in 6 x 8 dot.

To display user's original character pattern stored in the CG RAM, the address data $(00)_{\,\mathrm{H}} - (07)_{\,\mathrm{H}}$ or $(08)_{\,\mathrm{H}} - (0F)_{\,\mathrm{H}}$ should be written to the DD RAM as shown in Table 2. Table 3. show the correspondence among the character pattern, CG RAM address and Data.

Table 3. Correspondence of CG RAM address, DD RAM character code and CG RAM character pattern(6 x 8 dots).

Character Code	CG RAM	Character Pattern	
(DD RAM Data)	Address	(CG RAM Data)	
76543210	6543 210	5 4 3 2 1 0	
	Upper Lowe		
0000*000	01000000	0 1 1 1 0 0 1 0 0 0 1 0 1 0 0 0 1 0 1 1 1 0	Character Pattern Example (1)
	1 0 0 1 0 1 1 1 0 1 1 1	0 1 0 1 0 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0	Cursor Position
0000*001	0101000	0 1 0 0 0 1 0 0 1 0 1 0 0 1 1 1 1 1 0 0 0 1 0 0	Character Pattern
a sa Saara sa sa	100	0 1 1 1 1 1 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0	Example (2) ←—Cursor Positio
	0 0		
			•
0000*111	101101		

- * : Don't Care
- NOTE 1. Character code bit 0,1,2 correspond to the CG RAM address 3,4,5,6 (4bits:8 patterns).
 - 2. CG RAM address 0 to 2 designate character pattern line position. The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 8th line should be "0". If there is "1" in the 8th line, the bit "1" is always displayed on the cursor position regardless of cursor existence.
 - 3. Character pattern row position correspond to the CG RAM data bits 0 to 5 are shown above.
 - 4. CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and it is addressed by character code bits 0 and 1. Therefore, the address (00) H and (08) H select the same character pattern as shown in Table 2.
 - 5. "1" for CG RAM data corresponds to display On and "0" to display Off.

SEG



(1-7) Icon Display RAM (MK RAM) The NJU6520 can display maximum 84-icon display. The icon display is controlled by writing data to MK RAM. Correspondence between MK RAM and icon display position is shown as the following fig. 1 and table3. fig. 1 Icon display example COM2 — ■ □ □ □ ■ □ □ □ ■ □ □ □ □ □ □ COM6 ---

table3 Correspondence between MK RAM and icon display position.

MK RAM addre	ess		Ιc	on dis	play p	ositio	n (SEG	in)	
(60 _H ∼6D _H)		D ₇	D ₆	Ds	D ₄	Dз	D2	D ₁	Do
0110 0000	60н	*	*	1	2	3	4	5	6
0110 0001	61н	*	*	7	8	9	10	11	12
0110 0010	62н	*	*	13	14	15	16	17	18
0110 0011	63н	*	*	19	20	21	22	23	24
0110 0100	64н	*	*	25	26	27	28	29	30
:	:					:			
0110 1010	6Ан	*	*	61	62	63	64	65	66
0110 1011	6Вн	*	*	67	68	69	70	71	72
0110 1100	6Сн	*	*	73	74	75	76	77	78
0110 1101	6Dн	*	*	79	80	81	82	83	84

- NOTE 1. When using the icon display function, write all "0" data to MK RAM before the display ON instruction.
 - 2. The icon display don't shift by the display shift instruction.
 - 3. 2 icons, which intersect on the COMMK1, COMMK2 and lline-segment, correspond to same MK RAM address. According to LCD design, 2 icons are displayed at the same time.



(1-8) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM, MK RAM and other internal circuits operation.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

(1-9) LCD Driver

LCD driver consist of 18-common driver and 84-segment driver.

When the line number is selected by a program, the required common drivers output the common driving waveform and the other common drivers output non-selection waveform automatically.

The 84 bits of character pattern data are shifted in the shift-register and latched when the 84 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.

(1-10) Cursor Blinking Control Circuit

This circuits controls cursor On/Off and the cursor position character blinks.

The cursor or blinks appear in the digit residing at the DD RAM address set in the address counter (AC).

When the address counter is $(08)_{\,\mathrm{H}}$, a cursor position is shown as follows:

	AC₄	AC ₃	AC ₂	AC ₁	AC _o
AC	0	1	0	0	0

2 line Display

	1桁	2	3	4	5	6	7	8	9	10	11	12	13	14	←Display position
1st line	00	01	02	03	04	05	06	07	80	09	OA	ОВ	oc	OD	←DD RAM address (Hexadecimal)
2nd line	10	11	12	13	14	15	16	17	18	19	1A	1B	10	1D	(nexadecimal)
	Cursor position														

Note: The cursor or blinks also appear when the address counter (AC) selects the CG RAM. But the displayed cursor and blink are meaningless.


Cursor Blinking display is dependence under 5bit in address counter (AC)



- (2) Power on Initialization by internal circuits
- (2-1) Initialization By Internal Reset Circuits

The NJU6520 is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed. During the internal power on initialization, the busy flag (BF) is "1" and this status is kept 10 ms after VDD rises to 2.4V.


Initialization flow is shown below:





(2-2) Initialization By Hardware

· Reset Circuit

The NJU6520 incorporates $\overline{\text{RESET}}$ terminal to initialize the all system. When the "L" level input over than 1.2ms to the $\overline{\text{RESET}}$ terminal, reset sequence is executed. In this time, busy signal output during 10ms after $\overline{\text{RESET}}$ terminal goes to "H".









(3) Instructions

The NJU6520 incorporates two registers, an Instruction Register (IR) and a Data Register

These two registers store control information temporarily to allow interface between NJU6520 and MPU or peripheral ICs operating different cycles. The operation of NJU6520 is determined by this control signal from MPU. The control information includes register selection signals (RS), read/write signals (R/W) and data I/O signals (DBo to DBo by SIO

Table 4. shows each Instruction and its operating time

Table 4. Table of Instructions

	ıaı	ole 4	ł	lab	e o	T fn	stru	CTIO	ns			
INSTRUCTIONS	RS	R/W	DB 7	C DB ₆	O DBs	D DB₄		E DB2	DB ₁	DΒο	DESCRIPTION	EXEC T1ME
Maker Testing	0	0	0	0	0	0	0	0	0	0	All "O" code is using for maker testing.	-
Clear Display	0	0	0	0	0	0	0	0	0	1	Display clear and sets DD RAM address "O" in AC.	1.585 ms
Return Home	0	0	0	0	0	0	0	0	1	*	Sets DD RAM address "O" in AC and returns display being shifted to original position. DD RAM contents remain unchanged	97us
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies shift of display are performed in data read/write. 1/D=1:Increment, 1/D=0:Decrement S=1:Accompanies display shift(NOTE2)	97us
Display On/Off Control	0	0	0	0	0	0	1	D	С	В	Sets of display On/Off(D), cursor On/Off(C) and blink of cursor position character(B).	97us
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L		ift ine	Moves cursor and shifts display without changing DD RAM contents S/C=1: Display shift S/C=0: Cursor shift R/L=1: Shift to the right R/L=0: Shift to the left Lower 2bits determine shift-line	146us
Dot Shift	0	0	0	0	1	S2			umbe ot-s		S2 : 2nd line S1 : 1st line Lower 3bits set the number of dot-shift.	97us
Function Set	0	0	0	1	N	E	4		V. R. lue		N : Set 1-line display mode E=1 : mode 1, E=0 : mode 0 (NOTE2) Lower 4bits set E.V.R. register for the contrast control	97us
RAM Address Set	0	0	1			A	ddre	ss			Sets DD RAM, CG RAM and MK RAM address.	97us
Read Busy Flag & Address	0	1	BF	← ·		.*	AC				Reads busy flag and AC contents. BF=1 : Internally operating BF=0 : Can accept instruction	0us
Write Data to	1	0		Wi	ite	Dat	a (D	D RA	M) -		Writes data into DD, CG or MK	97us
CG & DD RAM	1	0	*	*	←		(CG	RAM)	ta -		RAMs	
	1	0	*	*	—		Writ (MK		ta -			
Read Data from	1	1	←	<u> </u>	Read	Dat	a (D	D RA	M) -		Reads data from DD, CG or MK	146us
CG or DD RAM	1	1	*	*	←		Read (CG		а -		RAMs	
	1	1	*	*	<u></u>		Read (MK	RAM)				
Explanation of	MK	RAM	: Te	con [) isp	lay	RAM				naracter generator RAM	
Abbreviation											DD, CG and MK RAMs * = Don't care	

NOTE1 fosc=125KHz. Change frequency, change execute time too. NOTE2 Refer to (3-1) (d) NOTE3



(3-1) Description of each instructions

(a) Maker Testing

	RS	R/W	DB 7	DBe	DBs	DB₄	DB₃	DB ₂	DB ₁	DΒο	
Code	0	0	0	0	0	0	0	0	0	0	

All "O" code writing twice is using for device testing mode (only for maker). Therefore, please do not normally use this instruction.

(b) Clear Display

	RS	R/W	DB 7	DB ₆	DBs	DB ₄	DВз	DB ₂	DB 1	DBo	
Code	0	0	0	0	0	0	0	0	0	1	ı

The clear display instruction is executed when the code "1" is written into DB $_{\rm o}$. When this instruction is executed, the space code (20) $_{\rm H}$ is written into every DD RAM address, the DD RAM address(00) $_{\rm H}$ is set into the address counter and entry mode is set increment.

If the cursor or blink are displayed, they are returned to the left end of the LCD. The S of entry mode does not change, the contents of CG RAM and MK RAM do not change either.

Note: The character pattern for character code (20) H must be blank code in the userdefined character pattern (Custom font).

(c) Return Home

	RS	R/W	DB 7	DBe		DB₄	DB ₃	_	DB ₁	DBo	
Code	0		0	0	0	0	0	0	1	*	* = Don't care

The return home instruction is executed when the code"1" is written into DB_1 . When this instruction is executed, the DD RAM address $(00)_H$ is set into the address counter. Display is returned its original position if shifted, the cursor or blink are returned to the left end of the LCD, if the cursor or blink are on the display. The DD RAM contents do not change.

(d) Entry Mode Set

	RS	R/W	DB 7	DB ₆	DBe	DB₄	DВз	DB ₂	DB 1	DB _o
Code	0	0	0	0	0	0	0	1	1/D	S

The entry mode set instruction which sets the cursor moving direction and display shift On/Off, is executed when the code "1" is written into DB_2 and the codes of (1/D) and (S) are written into DB_1 (1/D) and DB_0 (S), as shown below.

(I/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAM writing.

Setting address in the address counter is the only factor to decide which RAM, DDRAM CGRAM or MKRAM, is valid by this instruction.



1/D	Function
1	Address increment: The address of the DD RAM, CG RAM or MK RAM increment (+1) when the read/write, and the cursor or blink move to the right.
0	Address decrement: The address of the DD RAM, CG RAM or MK RAM decrement (-1) when the read/write, and the cursor or blink move to the left.
s	Function
· 1	Entire display shift. The shift direction is determined by I/D.: shift to the left at I/D=1 and shift to the right at the I/D=0. The shift is operated only for the character, so that it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM and writing/reading into/from CG RAM.
0	The display does not shifting.

NOTE1) In case of using the smooth scroll function, set I/D=1, S=0.

NOTE2) Setting address in the address counter is the only factor to decide Which RAM is valid by the Entry Mode Set instruction.

Address counter (AC)	Valid RAM
Any of (00) H ~ (0E) H	DDRAM(1st line)
Any of (10) H ~ (1E) H	DDRAM(2nd line)
Any of (20) H ~ (5F) H	CGRAM
Any of (60) H ~ (6D) H	MKRAM

NOTE3) In case of the combination, E=1, S=1(for 1st line) and S=1(for 2nd line), 1st and 2nd lines shift when writing data to the DD RAM.

The other combinations are mentioned as follows.

Entry Mode Set Set Function FUNCTION S(1st line) S(2nd line) E When writing data to 1st or 2nd line, 1st and 2nd line shifts. 1 1 Forbidden combination mode 1 1 0 1 Forbidden combination 0 0 When writing data to 1st line, only 1st line shifts. 1 When writing data to 2nd line, only 2nd line shifts. When writing data to 1st line, only 1st line shifts. mode 0 0 When writing data to 2nd line, no shift. When writing data to 1st line, no shift. 0 1 When writing data to 2nd line, only 2nd line shifts. No shift. 0 0




(e) Display On/Off Control

	RS	R/W	DB ₇	DB ₆	DB 6	DB₄	DB₃	DB2	DB 1	DBo	
Code	0	0	0	0	0	0	1	D	С	В	

The display On/Off control instruction which controls the whole display On/Off, the cursor On/Off and the cursor position character blink, is executed when the code "1" is written into DB_3 and the codes of (D), (C) and (B) are written into DB_2 (D), DB_1 (C) and DB_0 (B), as shown below.

D	Function
1	Display On.
0	Display Off. In this mode, the display data remains in the DD RAM so that it is retrieved immediately on the display when the D change to 1.
С	Function
1	a Time to the land by 5 data on the 9th line
	Cursor On. The cursor is displayed by 5 dots on the 8th line.

В	Function
1	The cursor position character is blinking. Blinking rate is 520ms at fosc=125kHz for 14-character 2-line. The cursor and the blink can be displayed simultaneously.
0	The character does not blink.





Character Font 5 x 7 dots

Alternating display

(1) Cursor display example

(2) Blink display example



(f) Cursor/Display Shift

	RS	R/W_	DB ₇	DB6	DB₅	DB₄	DВз	DB2	DB ₁	DBo
Code	0	0	0	0	0	1	S/C	R/L	D	D
					·				Shi	ft line

The cursor/display Shift instruction shifts the cursor position or display to the right or left without writing or reading display data. This function is used to correct or search the display.

The contents of address counter (AC) does not change by operation of the display shift only.

In case the cursor and display Shift instruction is executed at the same time, if the display shift-line is different from the cursor-line, the display shift is executed but the cursor shift is not.

S/C	R/L	DB ₁	DΒο	Function
<i>z</i> 0	0	*	*	Shifts the cursor position to the left ((AC) is decremented by 1)
0	1	*	*	Shifts the cursor position to the right((AC) is incremented by 1)
1	0	0	1	Shifts the entire 1st line to the left, the cursor follows it.
1	1	0	1	Shifts the entire 1st line to the right, the cursor follows it.
1	0	1	0	Shifts the entire 2nd line to the left, the cursor follows it.
1	1	1	0	Shifts the entire 2nd line to the right, the cursor follows it.
1	0	1	1	Shifts the entire 1st and 2nd line to the left, the cursor follows it.
1	1	1	1	Shifts the entire 1st and 2nd line to the right, the cursor follows it.

*:Don't Care

(g) Dot Shift

	RS	R/W	DB 7	DB ₆	DB₅	DB₄	DВз	DB ₂	DB₁	DΒο
Code	0	0	0	0	1	S2	S 1	D	D	D
								Number	of do	t-shift

The dot shift instruction sets shift line and the number of dot-shift. Combination of this instruction and the display shift instruction realize the horizontal smooth scroll. Refer to the following table.

S2	S1	Function
1	1	1st and 2nd line are dot-shifted.
1	0	1st line is dot-shifted.
0	1	2nd line is dot-shifted.
0	0	No control.

DB ₂	DB ₁	DBo	Function
0	0	0	No shift.
0	0	1	1dot-shift to the left.
0	1	. 0	2dot-shift to the left.
0	1	1	3dot-shift to the left.
1	0	0	4dot-shift to the left.
1	0	1	5dot-shift to the left.
1	1	0	- Don't Care
1	1	1	- Don t Care

NOTE1) In case of S1=1, S2=1, the 1st and 2nd lines dot-shift.


NOTE2) Set 1/D=1, S=0, in the entry mode set, for the line using the smooth scroll function.

NOTE3) The number of dot-shift is reset to 0° by the execution of the Display Shift instruction.



· Smooth scroll sequence


One out of the following three types of smooth scroll can be selectd by the instructions.






• Example of 2 dot smooth scroll (14-character, 2-line Display and only 1st line scroll)

The 1st line smooth scroll sequence, which is executed by the 2 dot-shift instruction, LCD display and DD RAM address movement are shown as follows.



1B 1C 1D 1E




2 dot-shift.




• Example of 3 dot smooth scroll (28-character, 1-line Display)

The smooth scroll sequence, which is executed by the 3 dot-shift instruction, LCD display and DD RAM address movement are shown as follows.









(h) Function Set

	RS	R/W	DB 7	DBe	DB₅	DB₄	DВз	DB ₂	DB 1	DB o
Code	0	0	0	1	N	E	D	D	D	D
										==
								E. V. R.	Valu	e

This instruction sets which is the display mode for 1 line or 2 lines, and which is the entry mode "S" for 1 line or 2 lines.

N	Function
1	1 line display mode. Duty: 1/9 duty.
0	2 lines display mode. Duty: 1/18 duty.
E	Function
	Enter Made Cat "C(Futing Display at 15t)" for C line
I	Entry Mode Set "S(Entire Display shift)" for 2 lines. Entry Mode Set "S(Entire Display shift)" for 1 line. Setting address in the address counter (AC) decides which line is selected.

The contrast control is performed by the internal Electrical Variable Resistor (E. V. R.), The E. V. R. is controlled by setting data to $DB_3 \sim DB_0$ in this instruction.

DB₃	DB2	DB₁	DΒο	VLCD (VDD-V5)
0	0	0	0	Vpp-6V HIGH
		•		:
1	1	1	1	Voo-4V LOW

(i) RAM Address Set

The RAM address set instruction set the address data of DD RAM, CG RAM and MK RAM. The address data wraps around within each RAM, in which the address is set by this instruction.

DD RAM(1st line)
$$\rightarrow 00_{H} \leftarrow \rightarrow 0E_{H} \leftarrow$$

DD RAM(2nd line) $\rightarrow 10_{H} \leftarrow \rightarrow 1E_{H} \leftarrow$

CG RAM $\rightarrow 20_{H} \leftarrow \rightarrow 5F_{H} \leftarrow$

MK RAM $\rightarrow 60_{H} \leftarrow \rightarrow 6D_{H} \leftarrow$

NOTE) The Set RAM Address instruction is required when the writing/reading data "to 1st line" turns to "to 2nd line", or 2nd line to 1st line.

New Japan Radio Co., Ltd.




(j) Read Busy Flag & Address

	RS	R/W	DB ₇	DB 6	DB₅	DB ₄	DВз	DB2	DB ₁	DB_{\circ}
Code	0	1	BF	A	Α	A	Α	A	A	А
			←High	ner ord	der bit			Lower	rorde	r bit→

This instruction reads out the internal status of the NJU6520. When this instruction is executed, the busy flag (BF) which indicate internal operation is read out from DB $_7$ and the address of the CG RAM, DD RAM and MK RAM is read out from DB $_6$ to DB $_0$ (the address for the CG RAM, DD RAM or MK RAM is determined by the previous instruction). (BF)="1" indicates that internal operation is in progress. The next instruction is inhibited when (BF)="1". Check the (BF) status before the next write operation. address counter(AC) used CG RAM, DD RAM, is dependence before function.

(k) Write Data to DD RAM, CG RAM or MK RAM




By the execution of this instruction, the RAM data of CG RAM, DD RAM or MK RAM is written into the CG RAM, DD RAM or MK RAM.

The selection of the RAM is determined by previous instruction (the RAM written must be selected before). After this instruction execution, the address increment (+1) or decrement (-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.



(i) Read Data to DD RAM, CG RAM or MK RAM



The CG RAM, DD RAM or MK RAM is determined by previous instruction.

Before executing this instruction, either the CG RAM address set, DD RAM address or MK RAM set must be executed, otherwise the first read out data are invalidated.


When this instruction is serially executed, the next address data is normally read from the second read.

The address set instruction is not required if the cursor shift instruction is executed just beforehand (only DD RAM reading). The cursor shift instruction has same function as the DD RAM address set.

After reading the RAM, the address increment or decrement is executed automatically according to the entry mode. But display shift does not occur regardless of the entry mode.




(3-2) Initialization using the internal reset circuits 14-character 2-line display (Using internal reset circuits). The Function set, display On/Off control and entry mode set instruction must be executed before the data input, as shown below.





(3-3) Initialization by instruction

If the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6520 must be initialized by the instruction.





(4) LCD display

(4-1) Power Supply for LCD Driving

NJU6520 incorporates Voltage converter (tripler or doubler) to generate high LCD driving voltage, and it possible to display high contrast characters.

(a) Voltage converter


· Voltage tripler

By connecting the capacitor between ${C_1}^+$ and ${C_1}^-$, ${C_2}^+$ and ${C_2}^-$, V_{SS} and V_{SOUT} respectively, two times negative voltage of V_{DO} – V_{SS} output from V_{SOUT} .

· Voltage doubler

By connecting the capacitor between C_2^+ and C_2^- , V_{SS} and V_{500T} respectively, and connecting the ${C_1}^+$ terminal to ${C_2}^+$ terminal, and ${C_1}^-$ terminal being open, negative voltage of V_{DD} – V_{SS} output from V_{500T} .

The voltage relation for Voltage tripler/doubler



(b) Contrast control function by using E.V.R.

The LCD driving voltage, controlling LCD display contrast, is adjusted by this instruction.

The contrast control function realizes 16 steps V_{LCD} adjustable by writing 4-bit data, DB_3 , DB_2 , DB_1 and DB_0 , in the function set instruction.

In case the contrast control function in not used, write data $(DB_3, DB_2, DB_1, DB_0) = (0, 0, 0, 0)$ in the Function Set.

DB ₂	DB ₁	DB∘	V _{LCD} (V _{DD} -V ₅)
0	0	0	V _{DD} -6V HIGH
	:		;
	:		: V _{DD} -4V LOW
	DB ₂	DB ₂ DB ₁ 0 0 :	DB ₂ DB ₁ DB ₀ 0 0 0

NOTE) In condition " $V_R = V_{DD} - 6V$ ", V_{LCD} is selected one out of 16step voltages between $V_{DD} - 4V$ and $V_{DD} - 6V$.




(4-2) LCD driving voltage generation circuit

 V_1 , V_2 , V_3 , V_4 , these LCD driving Voltage are generated by the internal bleeder resistors. Capacitor sizes in the following figure should be determined by test using actual LCD module.

LCD Driving Voltage vs Duty Ratio

Power	Duty Ratio	1/18		
supply	Bias	1/5		
	VLCD	V _{DD} -V ₅		



Typical value : $C1 \sim C4 = 1.0 \sim 10 \,\mu$ F

- (a) Typical application for the LCD driving voltage and contrast control function.
- NOTE) This voltage generation circuit is designed for small size LCD, not for large size LCD. If the contrast is low quality for large size LCD, connect capacitors between each LCD driving voltage terminals (V1, V2, V3, V4) and VDD, or supply external voltage to these terminals.




(4-3) Relation between oscillation frequency and LCD frame frequency

As the NJU6520 incorporate oscillation capacitor and resistor for CR oscillation, 125kHz oscillation is available without any external components.

The LCD frame frequency example mentioned below is based on 125kHz oscillation.


(1 clock = 8.0us)

1/18 duty ratio



1frame = $8(\mu s) \times 90 \times 18 = 12960(\mu s) = 12.96 (ms)$ Frame frequency = 1/12.96 (ms) = 77.16 (Hz)

1/9 duty ratio



1frame = $8(\mu s) \times 90 \times 9=6480(\mu s)=6.48(ms)$ Frame frequency = 1/16.48(ms)=154.32(Hz)

NOTE) The change of surrounding temperature influences to the frame frequency, and then LCD contrast might be unstable.



(5) Serial Interface with MPU

Serial interface circuit is activated when the chip select terminal (CS) goes to "L" level


The data input/output is MSB first like as the order of DB_7 , $DB_6 \cdots DB_9$. The input data is entered into the shift register synchronized at the rise edge of the serial clock SCL. The shift register converted to parallel data at the CS rise edge input.

In case of entering over than 8-bit data, valid data is last 8-bit data.

The output data is exited from the shift register synchronized at the fall edge of the serial clock SCL.

The time chart for the serial interface is shown below.

Note: The level ("L" or "H") of RS and R/W terminals should be set before CS terminal goes to "L" level.



ì	ISB	a a					LSE	3	
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	

Input/Output data format



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

	(, a .				
PARAMETER	SYMBOL	RATINGS	UNIT		
Supply Voltage (1)	VDD	- 0.3 ~ + 7.0	V		
Supply Voltage (2)	Vs	V _{0.0} −13.5 ~ V _{0.0} +0.3	٧		
Input Voltage	Vin	- 0.3 ~ Vpp+0.3	٧		
Operating Temperature	Topr	- 30 ~ + 80	°C		
Storage Temperature	Tstg	- 55 ~ + 125	°C		

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) Decoupling capacitor should be connected between V_{DD} and V_{SS} , V_{DD} and V_{S} due to the stabilized operation for the LSI.
- Note 3) All voltage values are specified as $V_{ss} = 0V$
- Note 4) The relation : $V_{\text{DD}} \ge V_{\text{SS}}$, $V_{\text{DD}} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$, $V_{\text{SS}} = 0V$ must be maintained. Turn on V_{DD} and V_{S} at same time or turn on V_{DD} first then turn on V_{S} must be required.

If the turn on sequence does not meet above conditions, latch up will occur.

■ ELECTRICAL CHARACTERISTICS

 $(V_{DD}=3V\pm20\%, V_{SS}=0V, Ta=-20~+75^{\circ}C)$

			,				,
PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Operating Voltage	VDD		2. 4	-	3. 6	٧	
(1)							
Operating Voltage	V ₅		Vpp-3.0	-	V _{DD} -13.5	٧	
(2)							
Input Voltage	VIH		0. 8V _{DD}	-	VDD	٧	5
Tiput Voltage	VıL		_	_	0. 2V _{DD}	٧	5
Output Voltage	Vон	— Гон = 0. 205mA	2. 0	-		٧	6
Output Voitage	Vol	lot=1mA		_	0. 5	,V	6
Driver On-resist.	Rcom1	±1a=50uA (AII COM	_	_	20	kΩ	
(COM)		terminal) Vo=V _{DD} , V ₅				[
Driver On-resist.	Rsegi	±la=50uA (All COM	_	-	30	kΩ	
(SEG)		terminal) Vo=V _{DD} , V ₅			ļ		
Driver Output	Rcom2	±1a=50uA (All COM	_	-	40	kΩ	
resistor(COM)		term. Vo=V1, V2, V3, V4					
Driver Output	RsEG2	±1a=50uA (All COM)	_	_	50	kΩ	
resistor(SEG)		term. Vo=V1, V2, V3, V4			·		
Input Leakage	Lu	V _{1N} =0~V _{DD}	-1	_	1 .	μΑ	7
Current							
Pull-up Resistance	— I "	$V_{DD} = 3V, V_{IN} = 0V$	10	25	50	μΑ	
Current							
Operating Current	100	V _{DD} =3V, INT. fosc		250	500	μА	8
Oscillation	f	V _{□ □} =3V, Та=25°С	65	125	180	kHz	
Frequency							
Tripler	Vsour	V _{□ □} =3V, Та=25°С	-4. 6	-5.8		V	
Output Voitage		Ιουτ=100 μ Α					
		$C1 \sim C5 = 1 \mu F$					
Bleeder Resistance	R₅	V _{DD} -V ₅ =3V, RB × 5		50		kΩ	9
E. V. R. Resistance	VR	V_5 -VR=3V, DB ₁ \sim DB ₃ = 1		25		kΩ	
		V _{DD} =3V, V ₅ =-6V		250	500		10



Note 5) Input/Output structure except LCD driver are shown below:


Input Terminal Structure Input/Output Terminal Structure (Pull Up MOS) (Structure (Pull Up MOS) (Pull Up MOS) (Pull Up MOS) (Pull Up MOS) (Structure (Pull Up MOS) (Pull Up MOS)

Note 6) Apply to the Input/Output Terminal.

Note 7) Except pull-up MOS current and output driver current.




Note 8) Except Input/output current. If the input level is medium, current consumption will increase due to the penetration current. Therefore, the input level must be fixed to "H" or "L". Output drivers should be open. Connect $1.0 \sim 10 \mu \text{ G}$ Capacitors to C1, C2, C3 and C4.



Note 9) Apply to total resistance (RB \times 5) between V_{DD} and V5 terminals.

Note 10) Except Input/output current. If the input level is medium, current consumption will increase due to the penetration current. Therefore, the input level must be fixed to "H" or "L". Output drivers should be open. Connect 1.0~10uF capacitors to C1, C2, C3 and C4.





· Serial Interface Sequence

$(V_{pp}=3V+20\% \ V_{ss}=0V \ Ta=-20~+7$	$l_{aa} = 3V + 200\%$	Vac=0V	Ta=-20~+75°C)
---	-----------------------	--------	--------------	---

PAR	AMETER	SYMBOL.	MIN.	MAX.	CONDITION	UNIT
Serial Clock Cycle Time		torce	1	_	図1	μs
Serial Clock	"High" level	tsch	700		図 1	ns
Width	"LOW" level	tscı	300	_	図 1	ns
Serial Clock	rise and fall Time	tscr, tscr		20	図 1	ns
Chip Select P	ulse Width	PWcs	500	_	図 1	ns
Chip Select S	etup Time	tcsu	200		図 1	ns
Chip Select Hold Time		tсн	200	_	図 1	ns
Chip Select rise and fall Time		tscr, tcsr		20	図1	ns
Setup Time	RS, R/W - CS	tas	200		図1	ns
Address Hold	Time	tan	200	_	図1	ns
Serial Input	Data Setup Time	tsisu	200		図 1	ns
Serial Input Data Hold Time		tsin	200		図 1	ns
Serial Output	Data Delay Time	tsop		500	図 1	ns
Serial Output	Date Hold Time	tsoн	0		図1	ns

·S10 Load Condition : CL=100pF

Serial Interface Timing Characteristics





fig. 1 The timing characteristics of the serial bus write/read operating sequence.



• The Input Condition when using the Hardware Reset Circuit




PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Reset Input "L"Level Width	tası	fosc=45kHz	1. 2	_		ms

· Power Supply Condition when using the internal initialization circuit

(Ta=-20~+75°C)

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Power Supply Rise Time	troo		0.1		5	ms
Power Supply OFF Time	toff		1	<u> </u>		ms

Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case initialize by instruction. (Refer to initialization by the instruction)



0.1ms≦t,₀₀≦5ms


toff≧1ms

 t_{OFF} specifies the power off time in a short period off or cyclical on/off.



LCD DRIVING WAVE FORM


1/18 Duty Driving






M APPLICATION CIRCUITS

14-Character 2-Line With Icon Display Example



Icon Display Example



NJU6520

MEMO

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.