

April 2000 Revised February 2002

# NC7WZ32

# TinyLogic™ UHS Dual 2-Input OR Gate

## **General Description**

The NC7WZ32 is a dual 2-Input OR Gate from Fairchild's Ultra High Speed Series of TinyLogic<sup>™</sup>. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad  $V_{CC}$  operating range. The device is specified to operate over the 1.65V–5.5V  $V_{CC}$  range. The inputs and output are high impedance when  $V_{CC}$  is 0V. Inputs tolerate voltages up to 7V independent of  $V_{CC}$  operating voltage.


#### **Features**

- Space saving US8 surface mount package
- Ultra high speed t<sub>PD</sub> 2.4 ns Typ into 50 pF at 5V V<sub>CC</sub>
- High output drive ±24 mA at 3V V<sub>CC</sub>
- Broad V<sub>CC</sub> operating range 1.65V–5.5V
- $\blacksquare$  Matches the performance of LCX when operated at 3.3V  $\rm V_{CC}$
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V-3V translation
- Patented noise/EMI reduction circuitry implemented

# **Ordering Code:**

		Product		
Order	Package	Code	Package Description	Supplied As
Number	Number	Top Mark		
NC7WZ32K8X	MAB08A	WZ32	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel

## **Logic Symbol**



# **Pin Descriptions**

Pin Names	Description
A <sub>n</sub> , B <sub>n</sub>	Inputs
Y <sub>n</sub>	Output


#### **Function Table**

Y = A + B

Inp	Output			
Α	В	Υ		
L	L	L		
L	Н	Н		
Н	L	Н		
Н	Н	Н		


 $H = HIGH \ Logic \ Level$   $L = LOW \ Logic \ Level$ 

## **Connection Diagrams**



(Top View)

#### Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering code

**Note:** Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

# Absolute Maximum Ratings(Note 1)

#### -0.5Vto +7V Supply Voltage (V<sub>CC</sub>) DC Input Voltage (V<sub>IN</sub>) -0.5V to +7V DC Output Voltage (V<sub>OUT</sub>) -0.5V to +7V

DC Input Diode Current (I<sub>IK</sub>)  $@V_{IN} < -0.5V$ -50 mA

DC Output Diode Current (IOK)

 $@V_{OUT} < -0.5V$ -50 mA DC Output Current (I<sub>OUT</sub>) ±50 mA DC V<sub>CC</sub>/GND Current (I<sub>CC</sub>/I<sub>GND</sub>)  $\pm 100 \; mA$ Storage Temperature (T<sub>STG</sub>)  $-65^{\circ}C$  to  $+150^{\circ}C$ 150°C

Junction Temperature under Bias (T<sub>J</sub>)

Junction Lead Temperature (T<sub>L</sub>);

Soldering, 10 seconds 260°C 250 mW Power Dissipation (P<sub>D</sub>) @  $+85^{\circ}$ C

# **Recommended Operating** Conditions (Note 2)

Supply Voltage Operating ( $V_{CC}$ ) 1.65V to 5.5 Supply Voltage Data Retention (V<sub>CC</sub>) 1.5V to 5.5V Input Voltage (V<sub>IN</sub>) 0V to 5.5V Output Voltage (V<sub>OUT</sub>) 0V to V<sub>CC</sub> Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

 $\mbox{V}_{\mbox{CC}} = \mbox{1.80V} \pm \mbox{0.15V}, \, \mbox{2.5V} \pm \mbox{0.2V} \quad \mbox{0 ns/V to 20 ns/V}$  $V_{CC} = 3.3V \pm 0.3V$ 0 ns/V to 10 ns/V  $V_{CC} = 5.0V \pm 0.5V$ 0 ns/V to 5 ns/V Thermal Resistance ( $\theta_{JA}$ ) 250°C/W

Note 1: Absolute Maximum Ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**


Symbol	Parameter	V <sub>CC</sub>		$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Symbol	Farameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	
$V_{IH}$	HIGH Level Input Voltage	1.65-1.95	0.75 V <sub>CC</sub>			0.75 V <sub>CC</sub>		V		
		2.3-5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
V <sub>IL</sub>	LOW Level Input Voltage	1.65-1.95			0.25 V <sub>CC</sub>		0.25 V <sub>CC</sub>	V		
		2.3-5.5			$0.3  V_{\rm CC}$		$0.3~\mathrm{V}_{\mathrm{CC}}$	v		
V <sub>OH</sub>	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		2.3	2.2	2.3		2.2		V	V – V	Ja – –100 μ Δ
		3.0	2.9	3.0		2.9		•	$V_{IN} = V_{IH}  I_{OH} = -100$	ΙΟΗ = -100 μΑ
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29				$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.80		2.4		V		$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.68		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.8	4.20		3.8				$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	1.65		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1	V	V – V	$I_{OL} = 100  \mu A$
		3.0		0.0	0.1		0.1	•	VIN - VIL	100 μΑ
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24			$I_{OL} = 4 \text{ mA}$
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4	V		$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0-5.5			±0.1		±1	μΑ	V <sub>IN</sub> = 5.5\	/, GND
I <sub>OFF</sub>	Power Off Leakage Current	0.0			1		10	μΑ	V <sub>IN</sub> or V <sub>OI</sub>	<sub>JT</sub> = 5.5V
I <sub>CC</sub>	Quiescent Supply Current	1.65-5.5			1		10	μA	$V_{IN} = 5.5$	/, GND

# **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = +25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Fig. No.
Cyllibol		(V)	Min	Тур	Max	Min	Max	Oilles	Conditions	rig. No.
t <sub>PLH</sub> ,	Propagation Delay	$1.8 \pm 0.15$	2.0	5.8	10.5	2.0	11.0			
t <sub>PHL</sub>		$2.5 \pm 0.2$	1.0	3.5	5.8	1.0	6.2	ns	$C_L = 15 pF$ ,	Figures
		$3.3 \pm 0.3$	0.8	2.6	3.9	0.8	4.3	115	$R_L = 1M\Omega$	1, 3
		$5.0 \pm 0.5$	0.5	1.8	3.1	0.5	3.3			
t <sub>PLH</sub> ,	Propagation Delay	$3.3\pm0.3$	1.2	3.2	4.8	1.2	5.2	ns	$C_L = 50 \text{ pF},$	Figures
t <sub>PHL</sub>		$5.0 \pm 0.5$	0.8	2.4	3.7	0.8	4.0	115	$R_L = 500\Omega$	1, 3
C <sub>IN</sub>	Input Capacitance	0		2.5				pF		
C <sub>PD</sub>	Power Dissipation	3.3		14				pF	(Note 3)	Figure 2
	Capacitance	5.0		18				þΓ	(INOIG 3)	i igule 2

Note 3:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption ( $I_{CCD}$ ) at no output loading and operating at 50% duty cycle. (See Figure 2.)  $C_{PD}$  is related to  $I_{CCD}$  dynamic operating current by the expression:  $I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CC} static)$ .

# **AC Loading and Waveforms**



 $\mathbf{C}_{\mathsf{L}}$  includes load and stray capacitance.

Input PRR = 1.0 MHz,  $t_{\rm W}$  = 500 ns.


FIGURE 1. AC Test Circuit




Input = AC Waveforms;  $t_r = t_f = 1.8 \text{ ns}$ ;

PRR = 10 MHz; Duty Cycle = 50%

FIGURE 2.  $I_{\rm CCD}$  Test Circuit




#### **Tape and Reel Specification** TAPE FORMAT Package Tape Number Cavity Cover Tape Designator Section Cavities Status Status Leader (Start End) 125 (typ) Empty Sealed K8X Filled Carrier 3000 Sealed Trailer (Hub End) 75 (typ) Sealed Empty TAPE DIMENSIONS inches (millimeters)




-1.00±0.25 TYP


### **REEL DIMENSIONS** inches (millimeters)




Tape Size	Α	В	C	D	N	W1	W2	W3
8 mm	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
0 111111	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)


# Physical Dimensions inches (millimeters) unless otherwise noted






#### LAND PATTERN RECOMMENDATION







#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-187 B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

# **DETAIL A**

#### MAB08AREVC

#### 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com