



GENERAL DESCRIPTION

The ICS8701I is a low skew, $\div 1$, $\div 2$ Clock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 20 to 40 by utilizing the ability of the outputs to drive two series terminated lines.


The divide select inputs, DIV_SELx, control the output frequency of each bank. The outputs can be utilized in the $\div 1$, $\div 2$ or a combination of $\div 1$ and $\div 2$ modes. The bank enable inputs, BANK_EN0:1, support enabling and disabling each bank of outputs individually. The master reset input, nMR/OE, resets the internal frequency dividers and also controls the active and high impedance states of all outputs.

The ICS8701I is characterized at 3.3V and mixed 3.3V input supply, and 2.5V output supply operating modes. Guaranteed bank, output and part-to-part skew characteristics make the ICS8701I ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- 20 LVCMOS outputs, 7Ω typical output impedance
- LVCMOS / LVTTTL clock input
- Maximum input frequency: 250MHz
- Bank enable logic allows unused banks to be disabled in reduced fanout applications
- Bank skew: 200ps
- Output skew: 250ps
- Multiple frequency skew: 300ps
- Part-to-part skew: 600ps
- 3.3V or mixed 3.3V input, 2.5V output operating supply
- -40°C to 85°C ambient operating temperature
- Other divide values available on request

BLOCK DIAGRAM



PIN ASSIGNMENT



48-Pin LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View



TABLE 1. PIN DESCRIPTIONS

| Number | Name | Type | | Description |
|--|----------------------------|--------|----------|---|
| 2, 5, 11, 26, 32, 35, 41, 44 | V _{DDO} | Power | | Output supply pins. |
| 7, 9, 18, 21, 28, 30, 37, 39, 46, 48 | GND | Power | | Power supply ground. |
| 16, 20 | V _{DD} | Power | | Positive supply pins. |
| 25, 27, 29, 31, 33 | QA0, QA1, QA2, QA3, QA4 | Output | | Bank A outputs. LVCMOS / LVTTTL interface levels. 7 Ω typical output impedance. |
| 34, 36, 38, 40, 42 | QB0, QB1, QB2, QB3, QB4 | Output | | Bank B outputs. LVCMOS / LVTTTL interface levels. 7 Ω typical output impedance. |
| 43, 45, 47, 1, 3 | QC0, QC1, QC2, QC3, QC4 | Output | | Bank C outputs. LVCMOS / LVTTTL interface levels. 7 Ω typical output impedance. |
| 4, 6, 8, 10, 12 | QD0, QD1, QD2, QD3, QD4 | Output | | Bank D outputs. LVCMOS / LVTTTL interface levels. 7 Ω typical output impedance. |
| 22 | CLK | Input | Pulldown | LVCMOS / LVTTTL clock input. |
| 13 | DIV_SELD | Input | Pullup | Controls frequency division for Bank D outputs. LVCMOS / LVTTTL interface levels. |
| 14 | DIV_SEL C | Input | Pullup | Controls frequency division for Bank C outputs. LVCMOS / LVTTTL interface levels. |
| 23 | DIV_SEL B | Input | Pullup | Controls frequency division for Bank B outputs. LVCMOS / LVTTTL interface levels. |
| 24 | DIV_SEL A | Input | Pullup | Controls frequency division for Bank A outputs. LVCMOS / LVTTTL interface levels. |
| 17, 19 | BANK_EN1, BANK_EN0 | Input | Pullup | Enables and disables outputs by banks. LVCMOS / LVTTTL interface levels. |
| 15 | nMR/OE | Input | Pullup | Master Reset and output enable. When HIGH, output drivers are enabled. When LOW, output drivers are in HiZ and dividers are reset. LVCMOS / LVTTTL interface levels. |

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.



TABLE 2. PIN CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|----------------|--|----------------------------|---------|---------|---------|------------|
| C_{IN} | Input Capacitance | | | | 4 | pF |
| R_{PULLUP} | Input Pullup Resistor | | | 51 | | K Ω |
| $R_{PULLDOWN}$ | Input Pulldown Resistor | | | 51 | | K Ω |
| C_{PD} | Power Dissipation Capacitance (per output) | $V_{DD}, V_{DDO} = 3.465V$ | | | 15 | pF |
| R_{OUT} | Output Impedance | | | 7 | | Ω |

TABLE 3. FUNCTION TABLE

| Inputs | | | | Outputs | | | | |
|--------|----------|----------|----------|---------|---------|---------|---------|--------------|
| nMR/OE | BANK_EN1 | BANK_EN0 | DIV_SELx | QA0:QA4 | QB0:QB4 | QC0:QC4 | QD0:QD4 | Qx frequency |
| 0 | X | X | X | Hi Z | Hi Z | Hi Z | Hi Z | zero |
| 1 | 0 | 0 | 0 | Active | Hi Z | Hi Z | Hi Z | fIN/2 |
| 1 | 1 | 0 | 0 | Active | Active | Hi Z | Hi Z | fIN/2 |
| 1 | 0 | 1 | 0 | Active | Active | Active | Hi Z | fIN/2 |
| 1 | 1 | 1 | 0 | Active | Active | Active | Active | fIN/2 |
| 1 | 0 | 0 | 1 | Active | Hi Z | Hi Z | Hi Z | fIN |
| 1 | 1 | 0 | 1 | Active | Active | Hi Z | Hi Z | fIN |
| 1 | 0 | 1 | 1 | Active | Active | Active | Hi Z | fIN |
| 1 | 1 | 1 | 1 | Active | Active | Active | Active | fIN |



ABSOLUTE MAXIMUM RATINGS

| | |
|-------------------------------|----------------------|
| Supply Voltage | 4.6V |
| Inputs | -0.5V to VDD + 0.5V |
| Outputs | -0.5V to VDDO + 0.5V |
| Ambient Operating Temperature | -40°C to 85°C |
| Storage Temperature | -65°C to 150°C |

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of product at these condition or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40^\circ\text{C}$ TO 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------|-------------------------|-----------------|---------|---------|---------|-------|
| V_{DD} | Positive Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V_{DDO} | Output Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| I_{DD} | Power Supply Current | | | | 100 | mA |

TABLE 4B. LVCMOS DC CHARACTERISTICS, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40^\circ\text{C}$ TO 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|----------|---------------------|---|---------|---------|---------|---------------|
| V_{IH} | Input High Voltage | DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE | 2 | | 3.8 | V |
| | | CLK | 2 | | 3.8 | V |
| V_{IL} | Input Low Voltage | DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE | -0.3 | | 0.8 | V |
| | | CLK | -0.3 | | 1.3 | V |
| I_{IH} | Input High Current | DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE $V_{DD} = V_{IN} = 3.465V$ | | | 5 | μA |
| | | CLK $V_{DD} = V_{IN} = 3.465V$ | | | 150 | μA |
| I_{IL} | Input Low Current | DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE $V_{DD} = 3.465V, V_{IN} = 0V$ | -150 | | | μA |
| | | CLK $V_{DD} = 3.465V, V_{IN} = 0V$ | -5 | | | μA |
| V_{OH} | Output High Voltage | $V_{DD} = V_{DDO} = 3.135V$ $I_{OH} = -36mA$ | 2.6 | | | V |
| V_{OL} | Output Low Voltage | $V_{DD} = V_{DDO} = 3.135V$ $I_{OL} = 36mA$ | | | 0.5 | V |



TABLE 5A. AC CHARACTERISTICS, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40^\circ\text{C}$ TO 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------|---|---|---------------------|---------------|---------------------|-------|
| f_{MAX} | Input Frequency | | | | 250 | MHz |
| tp_{LH} | Propagation Delay, Low-to-High; NOTE 1 | $0\text{MHz} \leq f \leq 200\text{MHz}$ | 2.2 | | 3.6 | ns |
| tp_{HL} | Propagation Delay, High-to-Low; NOTE 1 | $0\text{MHz} \leq f \leq 200\text{MHz}$ | 2.2 | | 3.6 | ns |
| $tsk(b)$ | Bank Skew; NOTE 2, 7 | Measured on rising edge at $V_{DDO}/2$ | | | 200 | ps |
| $tsk(o)$ | Output Skew; NOTE 3, 7 | Measured on rising edge at $V_{DDO}/2$ | | | 250 | ps |
| $tsk(w)$ | Multiple Frequency Skew; NOTE 4, 7 | Measured on rising edge at $V_{DDO}/2$ | | | 300 | ps |
| $tsk(pp)$ | Part to Part Skew; NOTE 5, 7 | Measured on rising edge at $V_{DDO}/2$ | | | 600 | ps |
| t_R | Output Rise Time; NOTE 6 | 30% to 70% | 200 | | 900 | ps |
| t_F | Output Fall Time; NOTE 6 | 30% to 70% | 200 | | 900 | ps |
| t_{PW} | Output Pulse Width | $0\text{MHz} \leq f \leq 200\text{MHz}$ | $t_{CYCLE}/2 - 0.6$ | $t_{CYCLE}/2$ | $t_{CYCLE}/2 + 0.6$ | ns |
| | | $f = 200\text{MHz}$ | 1.9 | 2.5 | 3.1 | ns |
| t_{EN} | Output Enable Time; NOTE 6 | $f = 10\text{MHz}$ | | | 6 | ns |
| t_{DIS} | Output Disable Time; NOTE 6 | $f = 10\text{MHz}$ | | | 6 | ns |

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the V_{DD} input crossing point to the output at $V_{DDO}/2$.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltages and with equal load conditions.

NOTE 4: Defined as skew across banks of outputs operating at different frequency with the same supply voltages and equal load conditions.

NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDO}/2$.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.



TABLE 4C. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $T_A = -40^\circ C$ TO $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------|-------------------------|-----------------|---------|---------|---------|-------|
| V_{DD} | Positive Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V_{DDO} | Output Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| I_{DD} | Power Supply Current | | | | 100 | mA |

TABLE 4B. LVCMOS DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $T_A = -40^\circ C$ TO $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|----------|---------------------|---|---------|---------|---------|---------|
| V_{IH} | Input High Voltage | DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE | 2 | | 3.8 | V |
| | | CLK | 2 | | 3.8 | V |
| V_{IL} | Input Low Voltage | DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE | -0.3 | | 0.8 | V |
| | | CLK | -0.3 | | 1.3 | V |
| I_{IH} | Input High Current | DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE $V_{DD} = V_{IN} = 3.465V$ | | | 5 | μA |
| | | CLK $V_{DD} = V_{IN} = 3.465V$ | | | 150 | μA |
| I_{IL} | Input Low Current | DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE $V_{DD} = 3.465V, V_{IN} = 0V$ | -150 | | | μA |
| | | CLK $V_{DD} = 3.465V, V_{IN} = 0V$ | -5 | | | μA |
| V_{OH} | Output High Voltage | $V_{DD} = 3.135V$, $V_{DDO} = 2.375V$, $I_{OH} = -27mA$ | 1.8 | | | V |
| V_{OL} | Output Low Voltage | $V_{DD} = 3.135V$, $V_{DDO} = 2.375V$, $I_{OL} = 27mA$ | | | 0.5 | V |



TABLE 5B. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $T_A = -40^\circ\text{C}$ TO 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------|---|---|---------------------|---------------|---------------------|-------|
| f_{MAX} | Input Frequency | | | | 250 | MHz |
| tp_{LH} | Propagation Delay, Low-to-High; NOTE 1 | $0\text{MHz} \leq f \leq 200\text{MHz}$ | 2.4 | | 3.7 | ns |
| tp_{HL} | Propagation Delay, High-to-Low; NOTE 1 | $0\text{MHz} \leq f \leq 200\text{MHz}$ | 2.4 | | 3.7 | ns |
| $tsk(b)$ | Bank Skew; NOTE 2, 7 | Measured on rising edge at $V_{DDO}/2$ | | | 225 | ps |
| $tsk(o)$ | Output Skew; NOTE 3, 7 | Measured on rising edge at $V_{DDO}/2$ | | | 250 | ps |
| $tsk(w)$ | Multiple Frequency Skew; NOTE 4, 7 | Measured on rising edge at $V_{DDO}/2$ | | | 300 | ps |
| $tsk(pp)$ | Part to Part Skew; NOTE 5, 7 | Measured on rising edge at $V_{DDO}/2$ | | | 650 | ps |
| t_R | Output Rise Time; NOTE 6 | 30% to 70% | 200 | | 900 | ps |
| t_F | Output Fall Time; NOTE 6 | 30% to 70% | 200 | | 900 | ps |
| t_{PW} | Output Pulse Width | $0\text{MHz} \leq f \leq 200\text{MHz}$ | $t_{CYCLE}/2 - 0.6$ | $t_{CYCLE}/2$ | $t_{CYCLE}/2 + 0.6$ | ns |
| | | $f = 200\text{MHz}$ | 1.9 | 2.5 | 3.1 | ns |
| t_{EN} | Output Enable Time; NOTE 6 | $f = 10\text{MHz}$ | | | 6 | ns |
| t_{DIS} | Output Disable Time; NOTE 6 | $f = 10\text{MHz}$ | | | 6 | ns |

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the V_{DD} input crossing point to the output at $V_{DDO}/2$.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltages and with equal load conditions.

NOTE 4 Defined as skew across banks of outputs operating at different frequency with the same supply voltages and equal load conditions.



NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDO}/2$.




NOTE 6: These parameters are guaranteed by characterization. Not tested in production.



NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.



PARAMETER MEASUREMENT INFORMATION







POWER CONSIDERATIONS

For Power Dissipation, please refer to a separate Application Note: *Power Dissipation for LVCMOS Buffer*.

DRIVER TERMINATION

For LVCMOS Output Termination, please refer to a separate Application Note: *LVCMOS Driver Termination*.



RELIABILITY INFORMATION

TABLE 6. θ_{JA} VS. AIR FLOW TABLE

| θ_{JA} by Velocity (Linear Feet per Minute) | | | |
|--|----------|----------|----------|
| | 0 | 200 | 500 |
| Single-Layer PCB, JEDEC Standard Test Boards | 67.8°C/W | 55.9°C/W | 50.1°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards | 47.9°C/W | 42.1°C/W | 39.4°C/W |

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8701I is: 1743



Integrated
Circuit
Systems, Inc.

ICS8701I

LOW SKEW, $\div 1$, $\div 2$
CLOCK GENERATOR

PACKAGE OUTLINE - Y SUFFIX




TABLE 7. PACKAGE DIMENSIONS

| JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS | | | |
|--|------------|---------|---------|
| SYMBOL | BBC | | |
| | MINIMUM | NOMINAL | MAXIMUM |
| N | 48 | | |
| A | -- | -- | 1.60 |
| A1 | 0.05 | -- | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| b | 0.17 | 0.22 | 0.27 |
| c | 0.09 | -- | 0.20 |
| D | 9.00 BASIC | | |
| D1 | 7.00 BASIC | | |
| D2 | 5.50 Ref. | | |
| E | 9.00 BASIC | | |
| E1 | 7.00 BASIC | | |
| E2 | 5.50 Ref. | | |
| e | 0.50 BASIC | | |
| L | 0.45 | 0.60 | 0.75 |
| θ | 0° | -- | 7° |
| ccc | -- | -- | 0.08 |

Reference Document: JEDEC Publication 95, MS-026



Integrated
Circuit
Systems, Inc.

ICS8701I

LOW SKEW, $\div 1$, $\div 2$
CLOCK GENERATOR

TABLE 7. ORDERING INFORMATION

| Part/Order Number | Marking | Package | Count | Temperature |
|-------------------|------------|-------------------------------|--------------|---------------|
| ICS8701CYI | ICS8701CYI | 48 Lead LQFP | 250 per tray | -40°C to 85°C |
| ICS8701CYIT | ICS8701CYI | 48 Lead LQFP on Tape and Reel | 2000 | -40°C to 85°C |

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



| REVISION HISTORY SHEET | | | | |
|------------------------|---------------|--------|---|---------|
| Rev | Table | Page | Description of Change | Date |
| A | 1 5A 5B | 2 | Updated format throughout the datasheet. Renamed LVCMOS_CLK to CLK. Renamed V_{DDI} to V_{DD} . | 8/19/02 |
| | | | Pin Description Table, revised nMR/OE description. | |
| | | 5 | 3.3V AC Characteristics Table, updated notes. | |
| | | 7 | 3.3V/2.5V Characteristics Table, updated notes. | |
| | | 8 - 10 | Updated drawings. | |
| | | 10 | Added Power Consideration and Driver Termination notes. | |
| | | 11 | Added Reliability Information and Transistor Count. | |
| | | 12 | Revised Package Outline. | |
| | | | | |
| | | | | |