

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic


TC7WB125FK

Dual Bus Switch

The TC7WB125FK is a low on-resistance, high-speed CMOS dual-bit bus switch. This bus switch allows the connections or disconnections to be made with minimal propagation delay while maintaining Low power dissipation which is the feature of CMOS.

When output enable (\overline{OE}) is at low level, the switch is on; when at high level, the switch is off.

All inputs are equipped with protector circuits to protect the device from static discharge.




SSOP8-P-0.50A

Weight: 0.01 g (typ.)

Features

- Operating voltage: $V_{CC} = 4.5 \sim 5.5$ V
- High speed operation: $t_{pd} = 0.25$ ns (max)
- Ultra-low on resistance: $R_{ON} = 5 \Omega$ (typ.)
- Electro-static discharge (ESD) performance: ± 200 V or more (EIAJ)
 ± 2000 V or more (MIL)
- TTL level input (control input)
- Package: US8

Pin Assignment (top view)



980910EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

Truth Table

Inputs	Function
$\overline{\text{OE}}$	
L	A port = B port
H	Disconnect

System Diagram



Maximum Ratings

Characteristics	Symbol	Rating	Unit
Power supply voltage	V_{CC}	-0.5~7.0	V
Control pin input voltage	V_{IN}	-0.5~7.0	V
Switch terminal I/O voltage	V_S	-0.5~7.0	V
Clump diode current	I_{IK}	-50	mA
Switch I/O current	I_S	128	mA
Power dissipation	P_D	200	mW
DC V_{CC} /GND current	I_{CC}/I_{GND}	± 100	mA
Storage temperature	T_{stg}	-65~150	$^{\circ}\text{C}$

Recommended Operating Conditions

Characteristics	Symbol	Rating	Unit
Power supply voltage	V_{CC}	4.5~5.5	V
Control pin input voltage	V_{IN}	0~5.5	V
Switch I/O voltage	V_S	0~5.5	V
Operating temperature	T_{opr}	-40~85	$^{\circ}\text{C}$
Control pin input rise/fall time	dt/dv	0~10	ns/V

Electrical Characteristics

DC Characteristics (Ta = -40~85°C)

Characteristics		Symbol	Test Condition		Min	Typ. (Note1)	Max	Unit
				V _{CC} (V)				
Control pin input voltage	"H" level	V _{IH}	—	4.5~5.5	2.0	—	—	V
	"L" level	V _{IL}	—	4.5~5.5	—	—	0.8	
Input leakage current		I _{IN}	V _{IN} = 0~5.5 V	5.5	—	—	±1.0	μA
Off-state leakage current (switch off)		I _{SZ}	A, B = 0~5.5 V, $\overline{OE} = V_{CC}$	5.5	—	—	±1.0	μA
ON resistance (Note2)	R _{ON}	V _{IS} = 0 V	I _{IS} = 64 mA	4.5	—	5	7	Ω
			I _{IS} = 30 mA	4.5	—	5	7	
		V _{IS} = 2.4 V, I _{IS} = 15 mA		4.5	—	10	15	
Quiescent supply current	I _{CC}	V _{IN} = V _{CC} or GND I _{OUT} = 0		5.5	—	—	10	mA
		ΔI _{CC}		V _{IN} = 3.4 V (one input)	5.5	—	2.5	

Note1: The typical values are at V_{CC} = 5 V, Ta = 25°C.

Note2: Apply the specified current to the switch, then measure the voltages on pins A and B. The on-resistance is the lower of the two.

AC Characteristics (Ta = -40~85°C)

Characteristics		Symbol	Test Condition		Min	Max	Unit
				V _{CC} (V)			
Propagation delay time (bus to bus)		t _{pLH} t _{pHL}	Figure 1, Figure 2 (Note3)	4.5	—	0.25	ns
Output enable time		t _{pZL} t _{pZH}	Figure 1, Figure 3	4.5	—	4.0	ns
Output disable time		t _{pLZ} t _{pHZ}	Figure 1, Figure 3	4.5	—	5.0	ns

Note3: The propagation delay time is calculated by the RC (on-resistance and load capacitance) time constant.

Capacitive Characteristics (Ta = 25°C)

Characteristics		Symbol	Test Condition		Typ.	Unit
				V _{CC} (V)		
Control pin input capacitance		C _{IN}	(Note4)	5.0	3	pF
Switch terminal capacitance		C _{I/O}	$\overline{OE} = V_{CC}$ (Note4)	5.0	10	pF

Note4: This item is guaranteed by design.

AC Test Circuit




Figure 1

AC Waveform




Figure 2 t_{pLH} , t_{pHL}





Figure 3 t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}

SSOP8-P-0.50A



2000-03-23 5/5