DS05-20870-3E

FLASH MEMORY

CMOS

8M (1M \times 8) BIT

MBM29LV080A-70/-90/-12

■ FEATURES

- Address specification is not necessary during command sequence
- Single 3.0 V read, program and erase

Minimizes system level power requirements

• Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

• Compatible with JEDEC-standard world-wide pinouts

40-pin TSOP (I) (Package suffix: PFTN-Normal Bend Type, PFTR-Reversed Bend Type)

- Minimum 100,000 program/erase cycles
- High performance

70 ns maximum access time

· Sector erase architecture

16 sectors of 64K bytes each

Any combination of sectors can be concurrently erased. Also supports full chip erase

Embedded Erase[™] Algorithms

Automatically pre-programs and erases the chip or any sector

Embedded program[™] Algorithms

Automatically programs and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

Automatic sleep mode

When addresses remain stable, automatically switches themselves to low power mode

- Low Vcc write inhibit ≤ 2.5 V
- Hardware RESET pin

Resets internal state machine to the read mode

• Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device


Sector protection

Hardware method disables any combination of sectors from program or erase operations

- Sector Protection set function by Extended sector protect command
- Temporary sector unprotection

Temporary sector unprotection via the RESET pin

■ PACKAGE



■ GENERAL DESCRIPTION

The MBM29LV080A is a 16M-bit, 3.0 V-only Flash memory organized as 1M bytes of 8 bits each. The 1M bytes of data is divided into 32 sectors of 64K bytes of flexible erase capability. The 8 bits of data will appear on DQ₀ to DQ₂. The MBM29LV080A is offered in a 40-pin TSOP (I) package. The device is designed to be programmed in-system with the standard system 3.0 V Vcc supply. 12.0 V Vpp and 5.0 V Vcc are not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers.

The standard MBM29LV080A offers access times of 70 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable (\overline{CE}) , write enable (\overline{WE}) , and output enable (\overline{OE}) controls.

The MBM29LV080A is pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV080A is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margins. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margins.

Any individual sector is typically erased and verified in 1.0 second. (If already preprogrammed.)

The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV080A is erased when shipped from the factory.

Fujitsu has implemented an Erase Suspend feature that enables the user to put erase on hold for any period of time to read data from or program data to a mom-busy sector. Thus, true background erase can be achieved.

The device features single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by \overline{Data} Polling of DQ_7 , by the Toggle Bit feature on DQ_6 , or the RY/ \overline{BY} output pin. Once the end of a program or erase cycle has been comleted, the device internally resets to the read mode.

The MBM29LV080A also has a hardware RESET pin. When this pin is driven low, execution of any Embedded Program Algorithm or Embedded Erase Algorithm is terminated. The internal state machine is then reset to the read mode. The RESET pin may be tied to the system reset circuitry. Therefore, if a system reset occurs during the Embedded Program Algorithm or Embedded Erase Algorithm, the device is automatically reset to the read mode and will have erroneous data stored in the address locations being programmed or erased. These locations need re-writing after the Reset. Resetting the device enables the system's microprocessor to read the boot-up firmware from the Flash memory.

Fujitsu's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29LV080A memory electrically erases all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- Sixteen 64K byte sectors
- Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 15).
- Individual-sector or multiple-sector erase capability
- Sector protection is user-definable.


.

	FFFFFH
64 Kbytes	
64 Kbytes	EFFFFH
64 Kbytes	DFFFFH
64 Kbytes	CFFFFH
64 Kbytes	BFFFFH
64 Kbytes	AFFFFH
64 Kbytes	9FFFFH
64 Kbytes	8FFFFH
64 Kbytes	7FFFFH
64 Kbytes	6FFFFH
64 Kbytes	5FFFFH
64 Kbytes	4FFFFH
64 Kbytes	3FFFFH
64 Kbytes	2FFFFH
64 Kbytes	1FFFFH
64 Kbytes	0FFFFH
0	00000H


■ PRODUCT LINE UP

Pari	No.	MBM29LV080A					
Ordering Part No.	$Vcc = 3.3 V_{-0.3 V}^{+0.3 V}$	-70	_	_			
Ordering Fart No.	$Vcc = 3.0 V_{-0.3 V}^{+0.6 V}$	_	-90	-12			
Max. Address Access Time (ns)		70	90	120			
Max. CE Access Time (ns)		70	90	120			
Max. OE Access Tim	e (ns)	30	35	50			

■ BLOCK DIAGRAM



■ CONNECTION DIAGRAMS



■ LOGIC SYMBOL




Table 1 MBM29LV080A Pin Configuration

Pin	Function
Ao to A19	Address Inputs
DQo to DQ7	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/BY	Ready/Busy Output
RESET	Hardware Reset Pin/ Temporary Sector Unprotection
N.C.	Pin Not Connected Internally
Vss	Device Ground
Vcc	Device Power Supply

Table 2 MBM29LV080A User Bus Operation

Operation	CE	ŌĒ	WE	Ao	A 1	A 6	A 9	A 10	DQ ₀ to DQ ₇	RESET
Auto-Select Manufacture Code (1)	L	L	Н	L	L	L	VID	L	Code	Н
Auto-Select Device Code (1)	L	L	Н	Н	L	L	VID	L	Code	Н
Read (2)	L	L	Н	Ao	A ₁	A 6	A 9	A ₁₀	D оит	Н
Standby	Н	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	HIGH-Z	Н
Write (Program/Erase)	L	Н	L	Ao	A 1	A 6	A 9	A ₁₀	Din	Н
Enable Sector Protection (3), (4)	L	VID	ப	L	Н	L	VID	Х	Х	Н
Verify Sector Protection (3), (4)	L	L	Н	L	Н	L	VID	L	Code	Н
Temporary Sector Unprotection (5)	Х	Х	Х	Х	Х	Х	Х	Х	Х	VID
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	L

Legend: L = V_{IL} , H = V_{IH} , X = V_{IL} or V_{IH} . $\Box \Gamma$ = pulse input. See DC Characteristics for voltage levels.


Notes: 1. Manufacturer and device codes may also be accessed via a command register write sequence. See Table 6.

- 2. \overline{WE} can be V_{IL} if \overline{OE} is V_{IL} , \overline{OE} at V_{IH} initiates the write operations.
- 3. Refer to the section on Sector Protection.
- 4. $Vcc = 3.3 V \pm 10\%$
- 5. It is also used for the extended sector protection.

■ ORDERING INFORMATION

Standard Products

Fujitsu standard products are available in several packages. The order number is formed by a combination of:



■ FUNCTIONAL DESCRIPTION

Read Mode

The MBM29LV080A has two control functions which must be satisfied in order to obtain data at the outputs. $\overline{\text{CE}}$ is the power control and should be used for a device selection. $\overline{\text{OE}}$ is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (tacc) is equal to the delay from stable addresses to valid output data. The chip enable access time (tce) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins. (Assuming the addresses have been stable for at least tacc - tce time.) See Figure 5.1 for timing specifications.

Standby Mode

There are two ways to implement the standby mode on the MBM29LV080A device, one using both the $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ pins; the other via the $\overline{\text{RESET}}$ pin only.

When using both pins, a CMOS standby mode is achieved with $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ inputs both held at $V\text{cc} \pm 0.3 \text{ V}$. Under this condition the current consumed is less than 5 μA max. During Embedded Algorithm operation, Vcc Active current (Icc2) is required even $\overline{\text{CE}}$ = "H". The device can be read with standard access time (IccE) from either of these standby modes.

When using the $\overline{\text{RESET}}$ pin only, a CMOS standby mode is achieved with $\overline{\text{RESET}}$ input held at Vss \pm 0.3 V ($\overline{\text{CE}}$ = "H" or "L"). Under this condition the current is consumed is less than 5 μ A max. Once the $\overline{\text{RESET}}$ pin is taken high, the device requires tree of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the $\overline{\text{OE}}$ input.

Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29LV080A data.

This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29LV080A automatically switchs itself to low power mode when MBM29LV080A addresses remain stably during access time of 150 ns. It is not necessary to control $\overline{\text{CE}}$, $\overline{\text{WE}}$, and $\overline{\text{OE}}$ on the mode. Under the mode, the current consumed is typically 1 μA (CMOS level).

Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.

Output Disable

With the \overline{OE} input at a logic high level (V_{IH}), output from the device is disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A_9 . Two identifier bytes may then be sequenced from the device outputs by toggling address A_0 from V_{IL} to V_{IH} . All addresses are DON'T CARES except A_0 , A_1 , A_6 , and A_{10} . (See Table 3.1.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV080A is erased or programmed in a system without access to high voltage on the A₉ pin. The command sequence is illustrated in Table 6. (Refer to Autoselect Command section.)

Byte 0 ($A_0 = V_{IL}$) represents the manufacture's code (Fujitsu = 04H) and byte 1 ($A_0 = V_{IH}$) represents the device identifier code MBM29LV080A = 38H. All identifiers for manufactures and device will exhibit odd parity with DQ7 defined as the parity bit. In order to read the proper device codes when executing the autoselect, A_1 must be V_{IL} . (See Tables 3.1 and 3.2.)

In order to determine which sectors are write protected, A_1 must be at V_{IH} while running through the sector addresses; if the selected sector is protected, a logical '1' will be output on DQ_0 ($DQ_0 = 1$).

Table 3.1 MBM29LV080A Sector Protection Verify Autoselect Code

7	Гуре	A ₁₆ to A ₁₉	A 10	A 6	A 1	Ao	Code (HEX)
Manufacture's (Code	Х	Vıl	VıL	Vıl	VıL	04H
Device Code	MBM29LV080A	Х	VIL	VIL	VIL	ViH	38H
Sector Protection		Sector Addresses	VIL	VıL	Vін	VIL	01H*1

^{*1:} Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.

Table 3.2 Expanded Autoselect Code Table

	Code	DQ ₇	DQ ₆	DQ₅	DQ ₄	DQ ₃	DQ ₂	DQ ₁	DQ₀	
Manufacture's	Code	04H	0	0	0	0	0	1	0	0
Device Code	38H	0	0	1	1	1	0	0	0	
Sector Protection		01H	0	0	0	0	0	0	0	1

Table 4 Sector Address Tables

Sector Address	A 19	A 18	A 17	A 16	Address Range
SA0	0	0	0	0	00000H to 0FFFFH
SA1	0	0	0	1	10000H to 1FFFFH
SA2	0	0	1	0	20000H to 2FFFFH
SA3	0	0	1	1	30000H to 3FFFFH
SA4	0	1	0	0	40000H to 4FFFFH
SA5	0	1	0	1	50000H to 5FFFFH
SA6	0	1	1	0	60000H to 6FFFFH
SA7	0	1	1	1	70000H to 7FFFFH
SA8	1	0	0	0	80000H to 8FFFFH
SA9	1	0	0	1	90000H to 9FFFFH
SA10	1	0	1	0	A0000H to AFFFFH
SA11	1	0	1	1	B0000H to BFFFFH
SA12	1	1	0	0	C0000H to CFFFFH
SA13	1	1	0	1	D0000H to DFFFFH
SA14	1	1	1	0	E0000H to EFFFFH
SA15	1	1	1	1	F0000H to FFFFFH

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Sector Protection

The MBM29LV080A features hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 15). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected.

To activate this mode, the programming equipment must force V_{ID} on address pin A_9 and control pin \overline{OE} , (suggest $V_{ID} = 11.5 \text{ V}$), $\overline{CE} = V_{IL}$, $A_0 = A_6 = V_{IL}$, and $A_1 = V_{IH}$. The sector addresses (A_{19} , A_{18} , A_{17} ,and A_{16}) should be set to the sector to be protected. Tables 4 and 5 define the sector address for each of the sixteen (16) individual sectors. Programming of the protection circuitry begins on the falling edge of the \overline{WE} pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the \overline{WE} pulse. See figures 13 and 21 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector addresses (A_{19} , A_{18} , A_{17} ,and A_{16}) while (A_{10} , A_{6} , A_{1} , A_{0}) = (0, 0, 1, 0) will produce a logical "1" code at device output DQ₀ for a protected sector. Otherwise the devices will read 00H for unprotected sector. In this mode, the lower order addresses, except for A_{0} , A_{1} , A_{6} , and A_{10} are DON'T CARES. Address locations with $A_{1} = V_{IL}$ are reserved for Autoselect manufacturer and device codes.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses (A_{19} , A_{18} , A_{17} ,and A_{16}). are the sector address will produce a logical "1" at DQ $_0$ for a protected sector. See Tables 3.1 and 3.2 for Autoselect codes.

Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29LV080A device in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sectors will be protected again. See figure 15 and 22.

Table 5 ME	3M29LV080A	Standard	Command	Definitions
------------	------------	----------	---------	-------------

Command Sequence	Bus Write Cycles	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
(Notes 1, 2, 3)	Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset (Note 5)	1	XXXH	F0H	_	_	_	_	_	_	_	_		
Read/Reset (Note 5)	3	XXXH	ААН	XXXH	55H	XXXH	F0H	RA	RD	_	_		_
Autoselect	3	XXXH	ААН	XXXH	55H	XXXH	90H				_		_
Byte Program (Notes 3, 4)	4	XXXH	ААН	XXXH	55H	XXXH	АОН	PA	PD	_	_	_	_
Chip Erase	6	XXXH	ААН	XXXH	55H	XXXH	80H	XXXH	ААН	XXXH	55H	XXXH	10H
Sector Erase (Note 3)	6	XXXH	ААН	XXXH	55H	XXXH	80H	XXXH	ААН	XXXH	55H	SA	30H
Sector Erase Suspend	1	XXXH	вон										
Sector Erase Resume	1	XXXH	30H										

Notes: 1. Address bit = X = "H" or "L".

- 2. Bus operations are defined in Table 2.
- 3. RA =Address of the memory location to be read.
 - PA =Address of the memory location to be programmed. Addresses are latched on the falling edge of the $\overline{\text{WE}}$ pulse.
 - SA =Address of the sector to be erased. The combination of A₁₉, A₁₈, A₁₇, and A₁₆ will uniquely select any sector.
- 4. RD =Data read from location RA during read operation.
 - PD =Data to be programmed at location PA. Data is latched on the rising edge of WE.
- 5. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to read mode. Table 6 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the sector Erase operation is in progress. Moreover, both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ_0 to DQ_7 bits are ignored.

	14510 0 11	D	= Att	Jaoa	······································	50	.0		
Command	Bus Write	11111			nd Bus Cycle		l Bus Cycle	Fourth Bus Read Cycle	
Sequence	Cycles Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Fast Mode Set	3	XXXH	AAH	XXXH	55H	XXXH	20H	_	_
Fast Program *1	2	XXXH	A0H	PA	PD	_	_	_	_
Fast Mode Reset *1	2	XXXH	90H	XXXH	F0H *3	_	_	_	_
Extended Sector Protection *2	4	XXXH	60H	SPA	60H	SPA	40H	SPA	SD

Table 6 MBM29LV080A Extended Command Definitions

SPA: Sector address to be protected. Set sector address (SA) and $(A_{10}, A_{6}, A_{1}, A_{0}) = (0, 0, 1, 0)$.

SD: Sector protection verify data. Output 01H at protected sector addresses and output 00H at unprotected sector addresses.

- *1: This command is valid while Fast Mode.
- *2: This command is valid while RESET=VID.
- *3: The data "00H" is also acceptable.

Read/Reset Command

The read or reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters. (See Figures 5.1 and 5.2.)

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address X001H returns the device code (MBM29LV080A = 38H). (See Tables 3.1 and 3.2.)

All manufacturer and device codes will exhibit odd parity with the MSB (DQ₇) defined as the parity bit.

Sector state (protection or unprotection) will be informed address X0002H.

Scanning the sector addresses (A_{19} , A_{18} , A_{17} , A_{16}) while (A_{10} , A_{6} , A_{1} , A_{0}) = (0, 0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector. The programming verification should be perform margin mode on the protected sector. (See Table 2.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

Byte Programming

The device is programmed on a byte-by-byte basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ_7 is equivalent to data written to this bit at which time the device returns to the read mode and addresses are no longer latched. (See Table 8, Hardware Sequence Flags.) Therefore, the device requires that a valid address to the device be supplied by the system at this particular instance of time. Hence, \overline{Data} Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device (exceed timing limits), or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 17 illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Chip Erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last $\overline{\text{WE}}$ pulse in the command sequence and terminates when the data on DQ₇ is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Figure 18 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{WE} , while the command (Data = 30H) is latched on the rising edge of \overline{WE} . After time-out of 50 μ s from the rising edge of the last Sector Erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 6. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 μ s, otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 μ s from the rising edge of the last $\overline{\text{WE}}$ will initiate the execution of the Sector Erase command(s). If another falling edge of the $\overline{\text{WE}}$ occurs within the 50 μ s time-out window the timer is reset. (Monitor DQ3 to determine if the

sector erase timer window is still open, see section DQ₃, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in that sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 15).

Sector erase does not require the user to program the devices prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50 μ s time out from the rising edge of the \overline{WE} pulse for the last sector erase command pulse and terminates when the data on DQ₇ is "1" (See Write Operation Status section) at which time the device returns to the read mode. \overline{Data} polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Program Time (Preprogramming) + Sector Erase Time] \times Number of Sector Erase.

Figure 18 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Erase Suspend/Resume

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or program to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are "DON'T CARES" when writing the Erase Suspend or Erase Resume commands.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 μ s to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/ \overline{BY} output pin and the DQ₇ bit will be at logic "1", and DQ₆ will stop toggling. The user must use the address of the erasing sector for reading DQ₆ and DQ₇ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See the section on DQ₂.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This Program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended Program operation is detected by the RY/BY output pin, \overline{Data} polling of DQ_7 , or the Toggle Bit (DQ_6) which is the same as the regular Program operation. Note that DQ_7 must be read from the Program address while DQ_6 can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Extended Command

(1) Fast Mode

MBM29LV080A has Fast Mode function. This mode dispenses with the initial two unlock cycles required in the standard program command sequence by writing Fast mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in normal command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to the Figure 23 Extended algorithm.) The V_{CC} active current is required even $\overline{CE} = V_{IH}$ during Fast Mode.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program Setup command (A0H) and data write cycles (PA/PD). (Refer to the Figure 23 Extended algorithm.)

(3) Extended Sector Protection

In addition to normal sector protection, the MBM29LV080A has Extended Sector Protection as extended function. This function enable to protect sector by forcing V_{ID} on \overline{RESET} pin and write a command sequence. Unlike conventional procedure, it is not necessary to force V_{ID} and control timing for control pins. The only \overline{RESET} pin requires V_{ID} for sector protection in this mode. The extended sector protect requires V_{ID} on \overline{RESET} pin. With this condition, the operation is initated by writing the Setup command (60H) into the command register. Then, the sector addresses pins (A₁₉, A₁₈, A₁₇, and A₁₆) and (A₁₀, A₆, A₁, A₀) = (0, 0, 1, 0) should be set to the sector to be protected (recommend to set V_{IL} for the other addresses pins), and write extended sector protect command (60H). A sector is typically protected in 150 μ s. To verify programming of the protection cicuitry, the sector addresses pins (A₁₉, A₁₈, A₁₇, and A₁₆) and (A₁₀, A₆, A₁, A₀) = (0, 0, 1, 0) should be set and write a command (40H). Following the command write, a logical "1" at device output DQ₀ will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector protect command (60H) again. To terminate the opetation, it is necessary to set \overline{RESET} pin to V_{IH} .

Write Operation Status

Table 7 Hardware Sequence Flags

		Status	DQ ₇	DQ ₆	DQ₅	DQ ₃	DQ ₂
	Embedde	d Program Algorithm	DQ ₇	Toggle	0	0	1
	Embedde	d/Erase Algorithm	0	Toggle	0	1	Toggle
<u>I</u> n	n	Erase Suspend Read Erase Suspended Sector)	1	1	0	0	Toggle
Progress Erase Suspend Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data	
	Mode	Erase Suspend Program (Non-Erase Suspended Sector)	ŪQ ₇	Toggle (Note 1)	0	0	1 (Note 2)
	Embedde	d Program Algorithm	DQ ₇	Toggle	1	0	1
Embedded/Erase Algorithm		d/Erase Algorithm	0	Toggle	1	1	N/A
Limits				Toggle	1	0	N/A

Notes: 1. Performing successive read operations from any address will cause DQ6 to toggle.

- 2. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.
- 3. DQo and DQ1 are reserve pins for future use.
- 4. DQ4 is Fujitsu internal use only.

DQ₇

Data Polling

The MBM29LV080A device features Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read the device will produce the complement of the data last written to DQ7. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ7. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ7 output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ7 output. The flowchart for Data Polling (DQ7) is shown in Figure 19.

For chip erase and sector erase, the \overline{Data} Polling is valid after the rising edge of the sixth \overline{WE} pulse in the six write pulse sequence. \overline{Data} Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29LV080A data pins ($\overline{DQ_7}$) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the device is driving status information on $\overline{DQ_7}$ at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the $\overline{DQ_7}$ output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and $\overline{DQ_7}$ has a valid data, the data outputs on $\overline{DQ_0}$ to $\overline{DQ_6}$ may be still invalid. The valid data on $\overline{DQ_0}$ to $\overline{DQ_7}$ will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm, or sector erase time-out. (See Table 8.)

See Figure 9 for the Data Polling timing specifications and diagrams.

DQ_6

Toggle Bit I

The MBM29LV080A also features the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the devices will result in DQ6 toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth \overline{WE} pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth \overline{WE} pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 2 μ s and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 50 μ s and then drop back into read mode, having changed none of the data.

Either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause the DQ6 to toggle.

See Figure 10 and Figure 20 for the Toggle Bit I timing specifications and diagrams.

DQ_5

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. \overline{Data} Polling DQ_7 , DQ_6 is the only operating function of the device under this condition. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in Table 2.

The DQ_5 failure condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ_7 bit and DQ_6 never stops toggling. Once the device has exceeded timing limits, the DQ_5 bit will indicate a "1" Please note that this is not a device failure condition since the device was incorrectly used. If this occurs, reset the device with command sequence.

DQ₃

Sector Erase Timer

After the completion of the initial Sector Erase command sequence the sector erase time-out will begin. DQ₃ will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial Sector Erase command sequence.

If \overline{Data} Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ₃ may be used to determine if the sector erase timer window is still open. If DQ₃ is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by \overline{Data} Polling or Toggle Bit I. If DQ₃ is low ("0"), the device will accept additional Sector Erase commands. To insure the command has been accepted, the system software should check the status of DQ₃ prior to and following each subsequent sector erase command. If DQ₃ were high on the second status check, the command may not have been accepted.

See Table 8: Hardware Sequence Flags.

DQ_2

Toggle Bit II

This Toggle Bit II, along with DQ₆, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

 DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress.

For example, DQ2 and DQ6 can be used together to determine the erase-suspend-read mode. (DQ2 toggles while DQ6 does not.) See also above Table 9 and Figure 16.

Furthermore, DQ_2 can also be used to determine which sector is being erased. When the devices are in the erase mode, DQ_2 toggles if this bit is read from the erasing sector.

145.00								
Mode	DQ ₇	DQ ₇ DQ ₆						
Program	DQ ₇	Toggle	1					
Erase	0	Toggle	Toggle					
Erase-Suspend Read (Erase-Suspended Sector) (Note 1)	1	1	Toggle					
Erase-Suspend Program	DQ ₇	Toggle (Note 1)	1 (Note 2)					

Table 8 Toggle Bit Status

- Notes: 1. Performing successive read operations from any address will cause DQ6 to toggle.
 - 2. Reading the address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ₂ bit. However, successive reads from the erase-suspended sector will cause DQ₂ to toggle.

RY/BY

Ready/Busy Pin

The MBM29LV080A provides a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the device is busy with either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase operation. When the RY/BY pin is low, the device will not accept any additional program or erase commands with the exception of the Erase Suspend command. If the MBM29LV080A is placed in an Erase Suspend mode, the RY/BY output will be high, by means of connecting with a pull up resistor to Vcc.

During programming, the RY/ \overline{BY} pin is driven low after the rising edge of the fourth \overline{WE} pulse. During an erase operation, the RY/ \overline{BY} pin is driven low after the rising edge of the sixth \overline{WE} pulse. The RY/ \overline{BY} pin will indicate a busy condition during the \overline{RESET} pulse. See Figure 11 and 12 for a detailed timing diagram. The RY/ \overline{BY} pin is pulled high in stadby mode.

Since this is an open-drain output, RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

RESET

Hardware Reset Pin

The MBM29LV080A device may be reset by driving the \overline{RESET} pin to V_{IL} . The \overline{RESET} pin has a pulse requirement and has to be kept low (V_{IL}) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode tread after the \overline{RESET} pin is driven low. Furthermore, once the \overline{RESET} pin goes high, the devices requires an additional tread before it will allow read access. When the \overline{RESET} pin is low, the device will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the \overline{RESET} output signal should be ignored during the \overline{RESET} pulse. See Figure 12 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

Data Protection

The MBM29LV080A is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporates several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during $V_{\rm CC}$ power-up and power-down, a write cycle is locked out for $V_{\rm CC}$ less than 2.3 V (typically 2.4 V). If $V_{\rm CC}$ < $V_{\rm LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the Read mode. Subsequent writes will be ignored until the $V_{\rm CC}$ level is greater than $V_{\rm LKO}$. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when $V_{\rm CC}$ is above 2.3 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on \overline{OE} , \overline{CE} , or \overline{WE} will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

Power-up Write Inhibit

Power-up of the device with $\overline{WE} = \overline{CE} = V_{\parallel}$ and $\overline{OE} = V_{\parallel}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to the read mode on power-up.

■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	–55°C to +125°C
Ambient Temperature with Power Applied	40°C to +85°C
Voltage with respect to Ground All pins except A ₉ , \overline{OE} , and \overline{RESET} (Note 1)0.5 V to +Vcc +0.5 V
Vcc (Note 1)	0.5 V to +5.5 V
A ₉ , $\overline{\text{OE}}$, and $\overline{\text{RESET}}$ (Note 2)	0.5 V to +13.0 V

- **Notes:** 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.
 - 2. Minimum DC input voltage on A₉, $\overline{\text{OE}}$, and $\overline{\text{RESET}}$ pins are −0.5 V. During voltage transitions, A₉, $\overline{\text{OE}}$, and $\overline{\text{RESET}}$ pins may negative overshoot V_{SS} to −2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉, $\overline{\text{OE}}$, and $\overline{\text{RESET}}$ pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns. Voltage difference between input voltage and supply voltage (V_{IN} V_{CC}) do not exceed 9 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING RANGES

Ambient Temperature (T _A)	40°C to +85°C
Vcc Supply Voltages	
MBM29LV080A-70	+3.0 V to +3.6 V
MBM29LV080A-90/-12	+2.7 V to +3.6 V


Operating ranges define those limits between which the functionality of the device is quaranteed.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating conditions ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ MAXIMUM OVERSHOOT







■ DC CHARACTERISTICS

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	V _{IN} = V _{SS} to V _{CC} , V _{CC} = V _{CC} Max.	-1.0	+1.0	μA
ILO	Output Leakage Current	Vouт = Vss to Vcc, Vcc = Vcc Max.	-1.0	+1.0	μA
Ішт	A ₉ , OE , RESET Inputs Leakage Current	Vcc = Vcc Max., A9, OE, RESET = 12.5 V	_	35	μΑ
Icc ₁	Vcc Active Current (Note 1)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, f = 10 \text{ MHz}$	_	22	mA
ICC1	vec Active Current (Note 1)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, f = 5 \text{ MHz}$	_	12	mA
Icc2	Vcc Active Current (Note 2)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	_	35	mA
Іссз	Vcc Current (Standby)	$V_{CC} = V_{CC} \text{ Max., } \overline{CE} = V_{CC} \pm 0.3 \text{ V,}$ $\overline{RESET} = V_{CC} \pm 0.3 \text{ V}$	_	5	μΑ
Icc4	Vcc Current during Reset (Standby, RESET)	Vcc = Vcc Max., RESET = Vss ±0.3 V	_	5	μΑ
Iccs	Vcc Current (Automatic Sleep Mode) (Note 3)	$\label{eq:vcc} $	_	5	μА
VIL	Input Low Level	_	-0.5	0.6	V
VIH	Input High Level	_	2.0	Vcc + 0.3	V
VID	Voltage for Autoselect, Sector Protection and Temporary Sector Unprotection (A ₉ , OE, RESET) (Note 4, 5)	_	11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 4.0 mA, Vcc = Vcc Min.	_	0.45	V
Vон1	Output High Voltage Level	lон = −2.0 mA, Vcc = Vcc Min.	2.4	_	V
V _{OH2}	Output High Voltage Level	Іон = −100 μА	Vcc-0.4	_	V
VLKO	Low Vcc Lock-Out Voltage	_	2.3	2.5	V

Notes: 1. The lcc current listed includes both the DC operating current and the frequency dependent component.

- 2. lcc active while Embedded Erase or Embedded Program is in progress.
- 3. Automatic sleep mode enables the low power mode when address remain stable for 150 ns.
- 4. This voltage is for Sector Protection operation.
- 5. (VID VCC) do not exceed 9 V.

■ AC CHARACTERISTICS

• Read Only Operations Characteristics


Parameter Symbols		Description	Test Setup		-70 (Note)	-90 (Note)	-12 (Note)	Unit
JEDEC	Standard				(Note)	(Note)	(14010)	
tavav	t RC	Read Cycle Time	_	Min.	70	90	120	ns
tavqv	t acc	Address to Output Delay	<u>CE</u> = V _{IL} <u>OE</u> = V _{IL}	Max.	70	90	120	ns
t ELQV	t ce	Chip Enable to Output Delay	OE = VIL	Max.	70	90	120	ns
t GLQV	t oe	Output Enable to Output Delay	_	Max.	30	35	50	ns
t EHQZ	t DF	Chip Enable to Output HIGH-Z	_	Max.	25	30	30	ns
t GHQZ	t DF	Output Enable to Output HIGH-Z	_	Max.	25	30	30	ns
taxqx	tон	Output Hold Time From Address, CE or OE, Whichever Occurs First	_	Min.	0	0	0	ns
_	t READY	RESET Pin Low to Read Mode	_	Max.	20	20	20	μs

Note: Test Conditions: Output Load: 1 TTL gate and 30 pF (MBM29LV080A-70)

1 TTL gate and 100 pF (MBM29LV080A-90/-12)

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V



Notes: CL = 30 pF including jig capacitance (MBM29LV080A-70) CL = 100 pF including jig capacitance (MBM29LV080A-90/-12)

Figure 4 Test Conditions

• Write (Erase/Program) Operations

Parameter Symbols		B		MBM29LV080A				
JEDEC	Standard	Description			-70	-90	-12	Unit
t avav	twc	Write Cycle Time		Min.	70	90	120	ns
t avwl	tas	Address Setup	lime	Min.	0	0	0	ns
twlax	t ah	Address Hold Ti	me	Min.	45	45	50	ns
tоvwн	t DS	Data Setup Time	Э	Min.	35	45	50	ns
t whdx	t DH	Data Hold Time		Min.	0	0	0	ns
_	toes	Output Enable S	Setup Time	Min.	0	0	0	ns
	4	Output Enable	Read	Min.	0	0	0	ns
_	t oeh	Hold Time	Toggle and Data Polling	Min.	10	10	10	ns
t GHWL	t GHWL	Read Recover T (OE High to WE	ime Before Write Low)	Min.	0	0	0	ns
t GHEL	t GHEL		Read Recover Time Before Write (OE High to CE Low)		0	0	0	ns
t ELWL	t cs	CE Setup Time	CE Setup Time		0	0	0	ns
twlel	tws	WE Setup Time		Min.	0	0	0	ns
twheh	t cH	CE Hold Time		Min.	0	0	0	ns
tенwн	twн	WE Hold Time		Min.	0	0	0	ns
twlwh	t wp	Write Pulse Width		Min.	35	45	50	ns
t eleh	t cp	CE Pulse Width		Min.	35	45	50	ns
twhwl	t wph	Write Pulse Width High		Min.	25	25	30	ns
t ehel	t cph	CE Pulse Width High		Min.	25	25	30	ns
twnwh1	twhwh1	Programming Operation		Тур.	8	8	8	μs
t whwh2	t whwh2	Sector Erase Operation (Note 1)		Тур.	1	1	1	sec
_	t EOE	Delay Time from	Delay Time from Embedded Output Enable		30	35	50	ns
_	tvcs	Vcc Setup Time	Vcc Setup Time		50	50	50	μs
_	t vlht	Voltage Transition Time (Note 2)		Min.	4	4	4	μs
_	t wpp	Write Pulse Wid	Write Pulse Width (Note 2)		100	100	100	μs
_	toesp	OE Setup Time to WE Active (Note 2)		Min.	4	4	4	μs
_	tcsp	CE Setup Time to WE Active (Note 2)		Min.	4	4	4	μs
_	t RB	Recover Time F	rom RY/BY	Min.	0	0	0	ns
_	t RH	RESET Hold Tir	ne Before Read	Min.	200	200	200	ns

(Continued)

(Continued)


Parameter Symbols			MBM29LV080A			11:0:4	
JEDEC	Standard	Description	-70	-90	-12	- Unit	
_	t BUSY	Program/Erase Valid to RY/BY Delay	Max.	90	90	90	ns
_	tvidr	Rise Time to V _{ID} (Note 2)	Min.	500	500	500	ns
_	t RP	RESET Pulse Width	Min.	500	500	500	ns


Notes: 1. This does not include the preprogramming time.


2. This timing is for Sector Protection operation.


■ SWITCHING WAVEFORMS

Key to Switching Waveforms










Notes: 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at byte address.
- 3. \overline{DQ}_7 is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.


Figure 6 AC Waveforms for Alternate WE Controlled Program Operations




Notes: 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at byte address.
- 3. \overline{DQ}_7 is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.

Figure 7 AC Waveforms for Alternate CE Controlled Program Operations





 $^{*}\,$: DQ7 = Valid Data (The device has completed the Embedded operation.)

Figure 9 AC Waveforms for Data Polling during Embedded Algorithm Operations









Figure 10 AC Waveforms for Toggle Bit I during Embedded Algorithm Operations























 * : DQ7 is rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 19 Data Polling Algorithm








Figure 20 Toggle Bit Algorithm









■ ERASE AND PROGRAMMING PERFORMANCE


Parameter	Limits			Unit	Comments	
rarameter	Min.	Тур.	Max.	Unit	Comments	
Sector Erase Time	_	1	10	sec	Excludes programming time prior to erasure	
Byte Programming Time	_	8	300	μs	Excludes system-level overhead	
Chip Programming Time	_	8.4	25	sec	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	cycles	_	


■ TSOP (I) PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
CIN	Input Capacitance	V _{IN} = 0	7	10	pF
Соит	Output Capacitance	Vоит = 0	8	10	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	10	12.5	pF

Note: Test conditions T_A = 25°C, f = 1.0 MHz

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi

Kanagawa 211-8588, Japan Tel: 81(44) 754-3763

Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division

3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9904

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).
CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.