#### **CMOS 4-BIT MICROCONTROLLER**

# TMP47C456ADF

The 47C456A is a high speed and high performance 4-bit single chip microcomputer based on the TLCS-47 CMOS series. The 47C456A has LCD driver, DTMF generator and large-capacity RAM for repertory dial, which is suitable for application in telephones. The 47C456A has two oscillation circuits. It is possible to switch the operating mode; high speed operation and low power consumption operation.

PART No.	ROM	RAM	PACKAGE	PIGGYBACK
TMP47C456ADF	4096 × 8-bit	768 × 4-bit	QFP80-P-1420-0.80B	TMP47C956AG

#### **FEATURES**

- ◆4-bit single chip microcomputer
- ♦Instruction execution time :

8.3  $\mu$ s (at 960 kHz), 244  $\mu$ s (at 32.8 kHz)

- ◆Low voltage operation: 2.7 V min.
- ♦90 basic instructions
- **◆**Table look-up instructions
- ◆Subroutine nesting: 15 levels max.
- ♦6 interrupt sources (External: 2, Internal: 4)

All sources have independent latches each, and multiple interrupt control is available.

- ◆I/O port (34 pins)
  - Input 1 port 4 pins
     I/O 7 ports 27 pins
     Output 1 port 3 pins
- ♦Interval Timer
- ◆Two 12-bit Timer / Counters

Timer, event counter, and pulse width measurement mode


- **♦**Watchdog Timer
- ◆Serial Interface with 4-bit buffer

External/internal clock, and leading / trailing edge shift mode


- ◆LCD driver (automatic display)
  - LCD direct drive (Max.16-digit display at 1/4 duty LCD)
  - 1/4, 1/3, 1/2 duties or static drive are programmably selectable.
- ◆DTMF (Dual Tone Multi Frequency) output
  - DTMF output with one instruction
  - Single tone output function
- ◆RAM for repartry dial: 768 x 4-bit max.
- **◆BEEP output function**
- ◆Dual-clock operation

High-speed / Low-power-consumption operating mode


◆Real Time Emulator: BM47216A



# **PIN ASSIGNMENT (TOP VIEW)**



#### **BLOCK DIAGRAM**



# **PIN FUNCTION**

PIN NAME	Input/Output	FUNCTIONS	1
K03 to K00	Input	4-bit input port	
R33 (WTO)	I/O (Output)	4-bit I/O port with latch.  When used as the input port, the latch must be	Watchdog timer output
R32 to R30	I/O	set to "1".	
R43 to R40 R53 to R50 R63 to R60	1/0	4-bit I/O port with latch.  When used as the input port, the latch must be se	et to "1".
R73 to R70			
R83 (T1)		4-bit I/O port with latch.	Timer/Counter 1 external input
R82 (ĪNT1)	11 <b>0</b> (1 1 1 )	When used as the input port, external	External interrupt 1 input
R81 (T2)	I/O (Input)	interrupt input pin, or timer/counter input pin, the latch must be set to "1".	Timer/Counter 2 external input
R80 (ĪNT2)			External interrupt 2 input
R92 (SCK)	I/O (I/O)	3-bit I/O port with latch.	Serial clock I/O
R91 (SO)	I/O (Output)	When used as the input port or serial port, the latch must be set to "1".	Serial data output
R90 (SI)	I/O (Input)		Serial data input
P142 to P141	Output	3-bit I/O port with latch	,
P140 (BEEP)	Output (Output)	3-bit //o port with later	BEEP output
SEG31 to SEG0	Output	LCD Segment driver output	
COM4 to COM1	Juput	LCD Common driver output	
TONE	Output	Tone output	
XIN	Input	Resonator connecting pins (High-frequency).	
хоит	Output	For inputting external clock, XIN is used and XOU	IT is opened.
XTIN	Input	Resonator connecting pins (Low-frequency).	
хтоит	Output	For inputting external clock, XIN is used and XOU	IT is opened.
RESET	Input	Reset signal input	
TEST	Input	Test pin for shipping test. Be opened or fixed to lo	ow level.
VDD		+ 2.7 V to 6.0 V	
VSS	Power Supply	0 V (GND)	
VLC		LCD drive power supply	

#### **OPERATIONAL DESCRIPTION**

Concerning the 47C456A the configuration and functions of hardwares are described. As the description has been provided with priority on those parts differing from the 47C452B, the technical data sheets for the 47C452B shall also be referred to.

#### 1. SYSTEM CONFIGURATION

(1) CPU Core Function

The functions are the same as those of the 47C452B.

(2) Peripheral Hardware Functions

① I/O Port

2 Interval Timer

3 Timer/Counter

Watchdog Timer

**⑤** LCD Driver

**6** DTMF Generator

**⑦** BEEP Output Circuit

8 Serial Interface

## 2. CPU CORE FUNCTIONS

### 2.1 DATA MEMORY

The 47C456A has a total of  $768 \times 4b$ its of data memory. This memory is same as the data memory built into the 47C452B, so refer to the technical data sheets for the 47C452B for an explanation of the operation.

### 2.2 System Clock Controller

The 47C456A has two oscillation circuits with a high-frequency clock and a low-frequency clock. Power consumption can be decreased by switching to low-speed operation using the low-frequency clock when necessary (dual clock operation). The high-frequency clock can be obtained by connecting an oscillator to the XIN and XOUT pins; the low-frequency clock can be obtained by connecting the oscillator to the XTIN and XOUT pins.

## 2.2.1 Circuit Configuration

Figure 2-1 shows the configuration of system clock controller.




Figure 2-1. System Clock Controller

# 2.2.2 Dual Clock Operation Controller

Dual clock operation involves two modes: Normal operating mode using the high-frequency clock, and SLOW operating mode using the low-frequency clock. Both oscillators start operating when the power is turned on, after which the Normal operation is selected automatically. The high-frequency clock stops oscillating when a command is issued to switch to the SLOW operation. Operating mode switching is performed using the command register (OP16). The status of the low-frequency clock and the current operating mode can be monitored using the status register (IP0E). Figure 3-5 shows the operating mode transitions, and Figure 2-3 shows the command and status registers.

#### (1) Operating Mode Transmission





Figure 2-2. Operating Mode Transmission Diagram

## (2) Operating Mode Control

System clock control command register (Port address OP16)



System clock control status register (Port address IPOE)




Figure 2-3. Command register and Status register

Note 1. The following operations and functions cannot be used in the SLOW operation; therefore, this must be taken into consideration in programming.

- ① Timer/Counter 4096Hz (at fs = 32.8 kHz) count operation (can be used with other count rates).
- ② Interval timer interrupt 4096Hz (at fs = 32.8 kHz) operation (can be used with other timer rates).
- 3 Serial Interface
- **4** DTMF Generator

Note 2. The power consumption of the oscillator and internal hardware is decreased in the SLOW operation, but power consumption through pin interfaces (dependent on the external circuitry and program) may prevent overall low power consumption operation; therefore, caution is necessary during system design and interface circuit design.

#### (3) Operation mode switching

The following procedure is used to switch between the Normal operation and the SLOW operation. The Normal operation is selected during reset. Also, the current operating mode can be checked by monitoring SLS (status register bit 0).


a. Switching from Normal operation to SLOW operation

After monitoring SMF (status register bit 1) by program and confirming that the low-frequency clock is stable, set bit 2 of the command register to "1". The high-frequency clock will then stop. Also, after switching from Normal operation to SLOW operation (accessing the command register), execute the NOP (No Operation) instruction.

b. Returning from SLOW operation to Normal operation

When bit 2 of the command register is cleared to "0", the warm-up time must be set in DWUT. When the set warm-up time elapses, operation is switched to the Normal operation.

## Example 1 : Normal operation $\rightarrow$ SLOW operation



#### Example 2 : SLOW operation $\rightarrow$ Normal operation

LD	Α,	#0001B	; Selects Normal operation and sets warm-up
OUT	Α,	%0P16	time (8.3 ms)




Figure 2-4. System Clock Switching Timing

#### 3. PERIPHERAL HARDWARE FUNCTION

#### 3.1 **I/O Ports**

The 47C456A has 9 ports (34 pins) each as follows:

① K0 ; 4-bit input

② R3 ; 4-bit input/output (R33 is shared by Watchdog Timer output)

③ R4, R5, R6, R7 ; 4-bit input/output

4 R8 ; 4-bit input/output (shared by external interrupt input and

timer/counter input)

R9 ; 3-bit input/output (shared by serial port)
 P14 ; 3-bit output (P140 is shared by BEEP output)

The 47C456A does not have the port P1 and P2.

Table 3-1 lists the port address assignments and the I/O instructions that can access the ports.

#### (1) Port K0 (K03 to K00)

The 4-bit input port with pull-up resistors.



Figure 3-1. Port K0

#### (2) Port R3 (R33 - R30)

The 4-bit I/O port with latch. When used as an input port, the latch must be set to "1". The latch is initialized to "1" during reset. Port R33 is shared by the watchdog timer output pin (WTO). When the watchdog timer is used, R33 (WTO) becomes the watchdog timer output pin. The watchdog timer output is the logical AND output with the port R33 output latch. To use the R33 pin for an ordinary I/O port, the watchdog timer must be disabled (with the watchdog timer output set to "1").




Figure 3-2. Port R3

#### (3) Port P14 (P142 to P140)

The 3-bit output port with latch. The latch is initialized to "1" during reset. The pin P140 is shared by the BEEP output. When used as the BEEP output, the latch must be set to "1".

Port P14 (Port address OP14)



Figure 3-3. Port P14

Ą	Port			Input/Or	Input/Output instruction	tion		
Input (IP**)	Output (OP**)	IN %p, A IN %p, @HL	ОՍТ А, %р ОՍТ@НL, %р	OUT #k, %p	OUTB @HL	SET %p, b CLR %p, b	TEST %p, b TESTP %p, b	SET @L CLR @L TEST @L
	 ROW register	00	<u> </u>	- ()	· · · · · · · · · · · · · · · · · · ·	-	00	1 1
COLUMN register	COLUMN register	0	0	0	(Note2)	0	0	ı
	R3 output port	0	0	0	I	0	0	ı
	R4 output port	0	0	0	ı	0	0	0
	R5 output port	0(	0(	0(	ı	0(	0(	0
	R6 output port	) ( 	)(	)(	1	)(	)(	)(
	R7 output port	)(	)(	)(	l	)(	)(	0
	Re output port	)(	)(	)(	I	)(	)(	I
R9 input port	K9 output port	)(	)(	)(	I	)(	)(	ı
NAIVI address register	DAM address register			)(	I	)(	)(	I
KAIVI address register	KAIN address register	)(	)(	)(	Ī	)(	)(	I
KAIVI data butter register	KAIM data butter register	)(	)(	)(	I	)	)(	I
KAIVI command register	KAIM command register	) ( 	)	)	ı	I	)(	I
SIO, SLOW operation status	:	) ( 	Ι (	Ι (	ı	ı	)	ı
Serial receive buffer	Serial transfer buffer	0	0	0	ı	ı	1	ı
		ı	Ì	ſ	ı	I	ı	I
		ı	ı	ı	I	ı	ı	1
	RAM address register	I	0	ı	ı	ı	ı	ı
	BEEP output control	ı	0	ı	I	ı	ı	ı
	P14 output port	ı	0	ı	ı	ı	ı	1
	Watchdog Timer control	ı	0	ı	I	ı	ı	1
	System clock control	ı	0	ı	Ī	ı	1	ı
		ı	ı	ı	ı	ı	ı	1
		1	ı	ı	I	ı	1	ı
	Interval Timer interrupt control	ı	0	I	ı	ı	ı	ı
		ı	I	I	ı	ı	ı	ı
	LCD drive control	ı	ı	ı	ı	ı	ı	ı
	Timer/Counter 1 control	ı	0	ı	ı	ı	ı	ı
	Timer/Counter 2 control	ı	0	ı	ı	ı	ı	ı
	1	ı	I (	ı	ı	ı	ı	ı
	Serial interface control	-	0	ı	1	ı	-	-

"——" means the reserved state. Unavailable for the user program.
The 5-bit to 8-bit data conversion instruction [OUTB @HL], automatic access to ROW register and COLUMN register. Note 1. Note 2.

Table 3-1. Port Address Assignments and Available I/O Instructions

#### 3.2 Interval Timer

## 3.2.1 Configuration of Interval Timer

The interval timer is configured with a 15-stage binary counter and inputs the oscillation circuit output (fs) for the low-frequency clock; therefore, the final stage output is fs/2<sup>15</sup> [Hz]. This interval timer is cleared to "0" during reset.

Also, "fs" is input directly into the interval timer; therefore, the interval timer interrupts, timer/counter and LCD driver will not operate normally if the low-frequency oscillation is not stable.




Figure 3-4. Interval Timer

# 3.2.2 Interval Timer Interrupt (ITMR)

Constant-frequency interrupts can be generated using the interval timer, Four different frequencies can be selected for interval timer interrupts using the command register (OP19). The command register is also initialized to "0" during reset.

An interval timer interrupt is generated at the first rising edge of the binary counters output after the command is set to the command register.

Interval timer interrupt control command register (Port address OP19)




Figure 3-5. Command Register

#### 3.3 Timer/Counter

The timer/Counter of the 47C456A is operated by a low-frequency clock (fs); therefore, the following operating frequencies differ from those of the 47C452B.

- ① Internal pulse rate.
- ② Maximum frequency applied in the event counter mode.
- 3 Drop ratio of instruction execution time when the timer is used.
- (1) Internal pulse rate

The intrnal pulse rates shown in Table 3-2 can be selected by setting the values of the lower 2 bits of the TC1 and TC2 control command registers (OP1C, OP1D).

The values of lower 2 bits					At fs = 32	.768 kHz
(bit1, 0)	Internal pu	lse rate	Max. setti	ng time	Internal pulse rate	Max. setting time
00	fs / 2 <sup>3</sup>	[Hz]	2 <sup>15</sup> / fs	[s]	4096 [Hz]	1 [s]
01	fs / 2 <sup>7</sup>		2 <sup>19</sup> / fs		265	16
10	fs / 2 <sup>11</sup>		2 <sup>23</sup> / fs		16	256
11	fs / 2 <sup>15</sup>		2 <sup>27</sup> / fs		1	4096

Table 3-2. Internal Pulse Rate

(2) Maximum frequency applied in the event counter mode.

		Г	Nornal operating ☐☐ mode	— SLOW — operating mode
a.	In 1-channel operation		fc/32 [Hz]	fs / 32 [Hz]
b.	In 2-channel operation	TC1	fc/32	fs / 32
		TC2	fc / 40	fs / 40

(3) Drop ratio of instruction execution time when the timer is used.

With the 47C456A, count operation is inserted in the ratio of once per [(basic clock frequency) /2<sup>3</sup>] / (internal pulse rate) instruction cycle; therefore, execution speed drops as follows:

Example 1: When fc = 960 kHz and fs = 32.8 kHz in the Normal operation and the internal pulse rate fs/2<sup>3</sup> is selected, count operation is inserted once per each cycle of 29 instructions; therefore, there is a drop of 100/28 = 3.57 % for an instruction execution speed of 8.3  $\mu$ s.

Example 2: When fs = 32.8 kHz in the SLOW operation, and the internal pulse rate fs/2<sup>11</sup> is selected, count operation is inserted once per each cycle of 256 instructions; therefore, there is a drop of 0.39 % for an instruction execution speed of 244  $\mu$ s. In addition, when the basic clock is obtained from "fs" (SLOW operation), count operation cannot be used with an internal pulse rate of fs/2<sup>3</sup>.

#### 3.4 Serial Interface

When operating using the internal clock, fs/2<sup>2</sup> [Hz] is used as the serial clock. Consequently, when operating at fs = 32.768 kHz, the maximum transfer rate is 8192bit/s. When the reading and writing of serial data cannot follow this clock rate, the serial clock is automatically stopped and the next shift operation stands by untill the processing is completed.

External clock can be used in the same way as for the 47C452B. The serial interface cannot be used in the SLOW operating mode.

#### 3.5 Watchdog Timer (WDT)

The purpose of the watchdog timer is detect the malfunction (runaway) of program due to external noise or other causes and return the operation to the normal condition. The watchdog timer output is output to R33 (WTO) pin.

When the watchdog timer is used, the output latch of R33 must be set to "1". Further, during reset, the output latch of R33 is set to "1", and the watchdog timer becomes disable sate. The initialization at time of runaway will become possible when the  $\overline{\text{WTO}}$  pin and  $\overline{\text{RESET}}$  pin are connected each other.

## 3.5.1 Configuration of Watchdog Timer

The watchdog timer consists of 10-stage binary counter, flip-flop (F/F), and its control circuit. The F/F is set to "1" during reset, and cleared to "0" at the rising edge of the binary counter output.




Figure 3-6. Configuration of Watchdog Timer

### 3.5.2 Control of Watchdog Timer

The watchdog timer is controlled by the command register (OP15) . This command register is initialized to " $1000_B$ " during reset. The following are procedure to detect the malfunction (runaway ) of CPU by the watchdog timer.

- ① At first, detection time of the watchdog timer should be set and binary counter should be cleared.
- ② The watchdog timer should be become enable.
- ③ Binary counter must be cleared before the detection time of the watchdog timer. When the malfunction of CPU is taken place for some reason and binary counter is not cleared, the F/F is cleared to "0" at the rising edge of the binary counter and signal of malfunction detection is become active (WTO output is "L").

Note. It is necessary to clear the binary counter prior to enabling watchdog timer.

Further, when switching the system clock, it is necessary to halt the watchdog timer during the warm-up time at changing from the SLOW operating mode the Normal operating mode.




Figure 3-7. Command Register

Example : To set to the watchdog detection time (63  $\times$  28 / fs [s] ). And to enable the watchdog timer. LD A, #0010B ; OP15  $\leftarrow$  0010B

```
(Sets WDT detection time. Clears binary
                                                    counter.)
                  OUT
                             A, %OP15
                  LD
                             A, #0110B
                                                 ; OP15 \leftarrow 0110<sub>B</sub> (Enables WDT)
Within WDT
                  OUT
                             A, %OP15
detection time
                  LD
                             A, #0110B
                  OUT
                             A, %OP15
                                                 ; OP15 \leftarrow 0110<sub>B</sub> (Clears binary counter)
```

#### 3.6 LCD Driver

The 47C456A has circuit that directly drives the Liquid Crystal Display (LCD) and its control circuit. The 47C456A has the following connecting pins with:

① Segment output 32 pins (SEG31 to SEG1)

2 Common output 4 pins (COM4 to COM1)

In addition, VLC pin is provided as the drive power pin.

The devices that can be directly driven is selectable from LCD devices of following drive methods:

# 3.6.1 Circuit Configuration

Figure 3-8 shows the configuration of the LCD driver.




Figure 3-8. Configuration of LCD Driver

#### 3.6.2 Control of LCD Driver

The LCD driver is controlled by the command register (OP1B).

LCD driver control command register (Port address OP1B)




Figure 3-9. LCD Driver Control Command Register

## (1) Driving methods of LCD

4 kinds of driving methods can be selected by DTY (bits 1 and 0 of command register). Figure 3-10 shows driving waveforms for LCD.




Figure 3-10. Driving Waveform for LCD (Voltage between COM-SEG)

### (2) Frame frequency

The frame frequency is set according to the driving method and base frequency as shown in Table 3-3. The base frequency is given by the Interval Timer.

Deiuing		Frame Frequenc	cy [Hz]	
Base Method Frequency[Hz]	1 / 4duty	1 / 3duty	1 / 2duty	static
fs 29	fs 29	$\frac{4}{3}$ • $\frac{fs}{2^9}$	$\frac{4}{2} \cdot \frac{fs}{2^9}$	fs 29
At fs = 32.768kHz	64	85	128	64

fs; Basic clock frequency [Hz]

Table 3-3. Frame Frequency Setting

### (3) LCD drive voltage

The LCD drive voltage ( $V_{LCD}$ ) is obtained from the difference in potential ( $V_{DD}$ - $V_{LC}$ ) between pins VDD and VLC. Thus, when the CPU operating voltage and LCD drive voltage are the same, the VLC pin is connected to the VSS pin.

The LCD light only when the difference in potential between the segment output and common output is  $\pm V_{LCD}$ , and turn off at all other times.

During reset, the power switch of the LCD driver is turned off automatically, shutting off the VLC voltage. Both the segment output and common output become  $V_{DD}$  level at this time and the LCD turn off.

The power switch is turned on to supply VLC voltage to the LCD driver by setting EDSP (bits 2 and 3 of the command register) to " $11_B$ ". After that, the power switch will not turn off even during blanking (setting EDSP to " $01_B$ ") and the VLC voltage continues to flow.

# 3.6.3 LCD Display Operation

#### (1) Display data setting


Display data are stored to the display data area (Max. 32 words) in the data memory.

The display data stored to the display data area are read automatically and sent to the LCD driver by the hardware.

The LCD driver generates the segment signals and common signals in accordance with the display data and drive method. Thus, display patterns can be changed by merely overwriting the contents of the display data area with a program. The table look-up instruction is mainly used for this overwriting.

Figure 3-11 shows the correspondence between the display data area and the SEG/COM pins. The LCD light when the display data is "1" and turn off when "0".

The number of segment which can be driven differs depending on the LCD drive method; therefore, the number of display data area bits used to store the data also differs (Refer to Table 3-6). Consequently, data memory not used to store display data and data memory for which the addresses are not connected to LCD can be used to store ordinary user's processing data.



Driving Method	Bit 3	Bit 2	Bit 1	Bit 0
1 / 4 duty	COM4	COM3	COM2	COM1
1 / 3 duty	ı	сомз	COM2	COM1
1 / 2 duty	1	-	COM2	COM1
Static	1	_	-	сом1

Note. - ; This bit is not used for display data.

Figure 3-11. Display Data Area and SEG/COM

Table 3-4. Driving Method and Bit for Display Data

#### (2) Blanking

Blanking is applied by setting EDSP to "01<sub>B</sub>" and turns off the LCD by outputting the non light operation level to the COM pin. The SEG pin continuously outputs the signal level in accordance with the display data and drive method.

At static drive, no voltage is applied between the COM and SEG pins when the LCD is turned off by data (display data cleared to "0"), but the COM pin output becomes constant at the  $V_{LCD}/2$  level when turning off the LCD by blanking, so the COM and SEG pins are then driven by  $V_{LCD}/2$ .

#### 3.6.4 Control Method of LCD Driver

#### (1) Initial Setting

Flow chart of initial setting is shown in Figure 3-12.

Example: Driving of 1 / 4duty LCD

LD A, #0000B; Sets 1/4 duty drive
OUT A, %0P1B

: ; Initializes display data area
:
LD A, #1100B; Enable display (Relese of blanking)
OUT A, %0P1B
:




Figure 3-12. Initial Setting of LCD Driver

#### (2) Display Data

Normally, display data are kept permanently in the program memory and are then stored to the display data area by the table look-up instruction. This can be explained using numerical display with 1/4 duty LCD as an example. The COM and SEG connections to the LCD are the same as those shown in Figure 3-25 and the display data are as shown in Table 3-5.

Programming example for displaying numerals corresponding to BCD data stored at address  $10_{\rm H}$  in the data memory is shown below. The display data area is at addresses  $20_{\rm H}$  and  $21_{\rm H}$ .

```
LD
           HL, #0FCH
                                      ; Sets the data counter
LD
           A, 10H
ST
           A, @HL+
ST
           #DTBL/16 ,@HL+
ST
           #DTBL/256,@HL+
LD
           HL,#20H
                                      ; Stores display data
LDL
           A, QDC
           A, @HL+
ST
LDH
           A, @DC+
ST
           A, @HL+
```

DTBL: DATA 110111111B, 00000110B, 11100011B, 10100111B, 00110110B, 10110101B, 11110101B, 00010111B, 11110111B

Numeral	Display	Displa	y data	Numeral	Display	Displa	y data
Numerai	Бізріау	Upper	Lower	Numera	Бізріцу	Upper	Lower
0		1101	1111	5		1011	0101
1	**************************************	0000	0110	6		1111	0101
2	1	1110	0011	7	***************************************	0001	0111
3		1010	0111	8		1111	0111
4	<b></b> [	0011	0110	9		1011	0111

Table 3-5. Example of Display Data (1/4 Duty)

Table 3-4 shows the same numerical display used in Table 3-3, but using 1/2 duty LCD. The connections of the COM and SEG pins to the LCD are the same as those shown in Figure 3-15.

Programming example for displaying numerals corresponding to BCD data stored at address  $10_H$  in the data memory is shown below. The display data area is at addresses 20 through  $23_H$ .

```
LD
              HL, OFCH
                                  ; Sets the data counter
      LD
              A, 10H
      ST
              A, @HL+
      ST
              #DTBL/16, @HL+
      ST
              #DTBL/256, @HL+
      LD
              HL, #20H
                                  ; Stores display data
      LDL
              A, QDC
              A, @HL+
      ST
      RORC
              Α
      RORC
              Α
              A, @HL+
      ST
      LDH
              A, @DC+
              A, @HL+
      ST
      RORC
      RORC
              Α
      ST
              A, @HL+
DTBL: DATA
              01110111B, 00100010B, 10010111B, 10100111B, 11100010B,
              11100101B, 11110101B, 01100011B, 11110111B, 11100111B
```

Num		Displa	y data		Num		Displa	y data	
eral	Upper		I	_ower	eral	Upper		I	Lower
0	**01	**11	**01	**11	5	**11	**10	**01	**01
1	**00	**10	**00	**10	6	**11	**11	**01	**01
2	**10	**10	**01	**11	7	**01	**10	**00	**11
3	**10	**01	**01	**11	8	**11	**11	**01	**11
4	**11	**10	**00	**10	9	**11	**10	**01	**11

Note. \*; don't care

Table 3-6. Example of Display Data (1/2 Duty)




Figure 3-13. 1/4 Duty (1/3 Bias) Drive

Figure 3-14. 1/3 Duty (1/3 Bias) Drive




Figure 3-15. 1/2 Duty (1/2 Bias) Drive

Figure 3-16. Static Drive

#### 3.7 DTMF Generator

The 47C456A has a DTMF (Dual Tone Multi Frequency) generator which generates dialing signals for tone dialing type telephones. There are two groups of tone dial signals, one group of 4 sine wave low frequencies and another group of 4 sine wave high frequencies. All of these frequencies can be selected individually and combined with a frequency from the other group for a total of 16 different DTMF composite waves.

#### 3.7.1 Configuration of DTMF Generator

Figure 3-19 shows configuration of the DTMF generator. The 47C456A generates two stepped, quasi sine waves for tone dial signals which can be combined and output. The high or low group of frequencies is selected by setting frequency selection codes into the ROW and COLUMN registers.




Figure 3-17. Configuration of DTMF Generator

#### 3.7.2 Control of DTMF Generator

Tone output is controlled by ROW register (OP01/IP01) and COLUMN register (OP02/IP02). And single tone is controlled by TONE command register (OP0D/IP0D). ROW register, COLUMN register and TONE command register are initialized to "0" during reset.

TONE command register (Port address OP0D/IP0D)




Figure 3-18. TONE command register




Figure 3-19. ROW, COLUMN Register

Tones are outputted by loading the frequency selection codes shown in Figure 3-19 into the ROW and COLUMN registers. In the enable mode of single tone output and either ROW or COLUMN register is disabled, another register remains to be enabled, and so single tone can be outputted, by loading an ineffective code into the register. When both the registers are enabled, dual tone can be outputted. In the disable mode of single tone output, effective codes are loaded into both ROW and COLUMN registers and then dual tone can be outputted. At this time, an ineffective code is loaded into ROW or COLUMN register and then the 47C456A has no tone output signal.

The [OUTB @HL] instruction can set 8-bit data into both registers (the upper 4 bits of the ROM data go to the COLUMN register and the lower 4 bits go to the ROW register) at the same time, and DTMF signal is outputted without single tone output.

Example 1: To output 1481.5Hz single tone

OUT #8,%OPOD; Sets the enable mode of single tone output.
OUT #0,%OPO1; Sets an ineffective code into ROW register.
OUT #4,%OPO2; Sets data "4" into COLUMN register

Example 2:8 bits data corresponding to the 5 bits of data linking the content of carry flag and the contents of data memory RAM address 90<sub>H</sub> are read from the ROM, frequency selection codes are loaded into ROW and COLUMN registers, and dual tone is outputted.

LD HL,#90H;  $HL \leftarrow 90H$  (Sets the address of the data memory)

Table 3-7 shows the corresponding frequency selection codes of the ROW and COLUMN registers for the telephone dial keys. Table 3-8 shows the deviation between the 47C456A tone output frequency and standard frequency.

		COLUMI	N register (OP0	2 / IP02)
	Frequency selection code	0001 (1209)	0010 (1336)	0100 (1477)
	0001 (697)	1	2	3
	0010 (770)	4	5	6
ROW register	0100 (852)	7	8	9
(OP01/IP01)	1000 (941)	*	0	#
		Standa	rd telephone d	ial key

Contents of ( ) are standard frequencies, unit: Hz

Table 3-7. Corresponding frequency selection codes of the ROW and COLUMN registers for the telephone dial keys


				ROW Tone		
Freque	ncy sel	ection 1	code 0	Tone output frequency [Hz]	Standard frequency [Hz]	Deviation [%]
0	0	0	1	697.7	697	+ 0.10
0	0	1	0	769.2	770	- 0.10
0	1	0	0	857.1	852	+ 0.60
1	0	0	0	937.5	941	- 0.37

COLUMN Tone									
Freque	ncy sel	ection 1	code 0	Tone output frequency	Standard frequency [Hz]	Deviation [%]			
0	0	0	1	1212.1	1209	+ 0.26			
0	0	1	0	1333.3	1336	- 0.20			
0	1	0	0	1481.5	1477	+ 0.30			
1	0	0	0	1621.6	1633	- 0.70			

Table 3-8. Tone output frequencies and Deviation from standard of 47C456A

# 3.7.3 Test mode for tone output

The 47C456A includes a test mode for checking tone output waveforms. Tones can be outputted by the circuit shown in Figure 3-15. ROW data are inputted from the port R6 and COLUMN data are inputted from the port R3, and any desired single or dual tones can be outputted by setting the frequency selection codes shown in Figure 3-20. Figure 3-21 shows a single tone waveform and Figure 3-22 shows a dual tone waveform.



# 3.8 BEEP Output Circuit

BEEP output circuit generates square wave in the audible frequency range. This circuit can drive the key input confirmation tone generator circuit for telephone applications.

BEEP output is from the P140 (BEEP) pin. This pin is for both P140 output and BEEP output. Set the P140 output latch to "1" for BEEP output.

## 3.8.1 BEEP Output Circuit Configuration

Figure 3-25 shows the BEEP output circuit configuration. The clock pulse of BEEP output circuit is supplied by an interval timer. BEEP output is controlled by frequency selection and output enable/disable setting.




Figure 3-23. BEEP Output Circuit Configuration and Timing Chart

# 3.8.2 Control of BEEP Output

BEEP output is controlled by the command register (OP13).

BEEP Output Control command register (Port address OP13)




Figure 3-24. BEEP Output Control Command Register

# INPUT/OUTPUT CIRCUITRY

(1) Control pins

Input/Output circuitries of the 47C456A control pins are shown below.

CONTROL PIN	I/O	CIRCUITRY	REMARKS
XIN XOUT	INPUT OUTPUT	OSC. enable WRf RRO	Resonator connecting pins (High frequency) $R = 1 k\Omega \text{ (typ.)}$ $R_f = 1.5 \text{ M}\Omega \text{ (typ.)}$ $R_O = 2 k\Omega \text{ (typ.)}$
XTIN XTOUT	INPUT OUTPUT	R R R <sub>f</sub> R <sub>O</sub>	Resonator connecting pins (Low frequency) $R = 1 k\Omega \text{ (typ.)}$ $R_f = 15 M\Omega \text{ (typ.)}$ $R_O = 220 k\Omega \text{ (typ.)}$
RESET	INPUT	R <sub>IN</sub> R W	Hysteresis input Pull-up resistor $R_{IN} = 220 \text{ k}\Omega \text{ (typ.)}$ $R = 1 \text{ k}\Omega \text{ (typ.)}$
TEST	INPUT	R <sub>IN</sub> &	Pull-down resistor $R_{\text{IN}} = 70 \text{ k}\Omega \text{ (typ.)}$ $R = 1 \text{ k}\Omega \text{ (typ.)}$

TOSHIBA

# (2) I/O Ports

The input/output circuitries of the 47C456A I/O ports are shown below, any one of the circuitries can be chosen by a code (WB, WE, WH) as a mask option.

PORT	I/O	INPUT/OUTPUT CIR	CUITRY and CODE	REMARKS
К0	Input	R <sub>IN</sub> R	Pull-up resistor $R_{IN} = 70 \text{ k}\Omega \text{ (typ.)}$ $R = 1 \text{ k}\Omega \text{ (typ.)}$	
R3 R4 R5 R6	l/O	Initial "Hi-Z"	WE, WH  Initial "High"  VDD  R	Sink open drain or push-pull output R = 1 kΩ (typ.)
R7	l/O	WB, WE  Initial "Hi-Z"	Initial "High" OVDD	Sink open drain or push-pull output R = 1 kΩ (typ.)
R8	I/O	Initial "Hi-Z"	R R	Sink open drain Initial "Hi-Z" Hysteresis input R = 1 kΩ (typ.)
R9	I/O	WB, WE Initial "Hi-Z"	Initial "High"  VDD	Sink open drain or push-pull output Hysteresis input $R = 1 k\Omega$ (typ.)
P14	Output	Initial "Hi-Z"	WE, WH Initial "High"	Sink open drain or push-pull output

# **ELECTRICAL CHARACTERISTICS**

ABSOLUTE MAXIMUM RATINGS

 $(V_{SS} = 0 V)$ 

PARAMETER	SYMBOL	PINS	RATING	UNIT	
Supply Voltage	$V_{DD}$		– 0.5 to 7	٧	
Supply Voltage (LCD drive)	$V_{LC}$		– 0.5 to V <sub>DD</sub> + 0.5	>	
Input Voltage	V <sub>IN</sub>		– 0.5 to V <sub>DD</sub> + 0.5	>	
<b>O</b> (1) (1) (1)	V <sub>OUT1</sub>	Except sink open drain pin	– 0.5 to V <sub>DD</sub> + 0.5	V	
Output Voltage	V <sub>OUT2</sub>	Sink open drain pin	– 0.5 to 10		
Output Current (per 1 pin)	I <sub>OUT</sub>		3.2	mA	
Power Dissipation $[T_{opr} = 70^{\circ}C]$	PD		600	mW	
Soldering Temperature (time)	T <sub>sld</sub>		260 (10 s)	ပ	
Storage Temperature	T <sub>stg</sub>		– 55 to 125	င	
Operating Temperature	T <sub>opr</sub>		– 30 to 60	°	

RECOMMENDED OPERATING CONDITIONS

(V<sub>SS</sub> = 0 V,  $T_{opr}$  = -30 to 60 °C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT	
Supply Voltage	V		In the Normal mode	2.7	6.0	V	
Supply Voltage	V <sub>DD</sub>		In the SLOW mode	2.7	6.0	V	
	V <sub>IH1</sub>	Except Hysteresis Input	V >4.5V	V <sub>DD</sub> × 0.7			
Input High Voltage	V <sub>IH2</sub>	Hysteresis Input	V <sub>DD</sub> ≧4.5 V	V <sub>DD</sub> × 0.75	V <sub>DD</sub>	V	
	V <sub>IH3</sub>		V <sub>DD</sub> <4.5 V	(4.5 V V <sub>DD</sub> × 0.9			
	V <sub>IL1</sub>	Except Hysteresis Input	V >4.5V		$V_{DD} \times 0.3$		
Input Low Voltage	V <sub>IL2</sub>	Hysteresis Input	V <sub>DD</sub> ≧ 4.5 V	0	$V_{DD} \times 0.25$	V	
	V <sub>IL3</sub>		V <sub>DD</sub> <4.5 V		V <sub>DD</sub> <b>x</b> 0.1		
Clock Frequency (High freq.)	fc	XIN, XOUT		960		kHz	
Clock Frequency (Low freq.)	fs	XTIN, XTOUT		30.0	34.0	kHz	

D.C. CHARACTERISTICS

 $(V_{SS} = 0 \text{ V}, T_{opr} = -30 \text{ to } 60 ^{\circ}\text{C})$ 

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Тур.	Max.	UNIT
Hysteresis Voltage	V <sub>HS</sub>	Hysteresis Input		_	0.7	_	V
Input Current	I <sub>IN1</sub>	Port K0, TEST RESET	V <sub>DD</sub> = 5.5 V,	_	_	± 2	μΑ
•	I <sub>IN2</sub>	Ports R (open drain)	V <sub>IN</sub> = 5.5 V / 0 V				,
Low Level Input Current	I <sub>IL</sub>	Ports R (push-pull)	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V	_	_	- 2	mA
Innut Basistanaa	R <sub>IN1</sub>	Port K0 with pull-up/pull- down		30	70	150	k0
Input Resistance	R <sub>IN2</sub>	RESET		100	220	450	kΩ
Output Leakage Current	I <sub>LO</sub>	Ports R (open drain)	$V_{DD} = 5.5 \text{ V}, \ V_{OUT} = 5.5 \text{ V}$	_	_	2	μA
Output Level High Voltage	V <sub>OH</sub>	Ports R (push-pull)	V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> = -200 μA	2.4	_	_	V
Output Level Low Voltage	V <sub>OL2</sub>	Except XOUT	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	_	_	0.4	v
Segment Output Resistance	R <sub>OS</sub>	SEG pin			20		kΩ
Common Output Resistance	R <sub>OC</sub>	COM pin			20		K77
	V <sub>O2/3</sub>		$V_{DD} = 5 \text{ V}, V_{DD} - V_{LC} = 3 \text{ V}$	3.8	4.0	4.2	v
Segment/Common Output Voltage	V <sub>O1/2</sub>	SEG / COM pin		3.3	3.5	3.7	
	V <sub>O1/3</sub>			2.8	3.0	3.2	
Supply Current	I <sub>DD</sub>		$V_{DD} = 5.5 \text{ V}, V_{LC} = V_{SS}$ fc = 960 kHz	_	0.6	1.2	
(in the Nomal mode)	I <sub>DDT</sub>		$V_{DD}$ = 5.5 V, $V_{LC}$ = $V_{SS}$ fc = 960 kHz When tone is oscillating	_	2.2	3.5	mA
Supply Current (in the SLOW mode)	I <sub>DDS</sub>		$V_{DD} = 3 V$ , $V_{LC} = V_{SS}$ fs = 32.768 kHz	_	15	30	μΑ

- Note 1. Typ. values shows those at  $T_{opr} = 25$  °C,  $V_{DD} = 5$  V.
- Note 2. Input Current  $I_{IN1}$ : The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.
- Note 3. Output Resistance Ros, Roc: Shows on-resistance at the level switching.
- Note 4.  $V_{O2/3}$ : Shows 2/3 level output voltage, when the 1/4 or 1/3 duty LCD is used.
  - $V_{O1/2}$ : Shows 1/2 level output voltage, when the 1/2 duty or static LCD is used.
  - $V_{O1/3}$ : Shows 1/3 level output voltage, when the 1/4 or 1/3 duty LCD is used.
- Note 5. Supply Current  $I_{DD}$ :  $V_{IN} = 5.3 \text{ V}/0.2 \text{ V}$ 
  - The port KO is open when the input resistor is contained.
  - The voltage applied to the port R is within the valid range.
- Note 6. Supply Current  $I_{DDS}$ :  $V_{IN} = 2.8 \text{ V} / 0.2 \text{ V}$ . Only low frequency clock is only osillated (connecting
  - XTIN, XTOUT).


A.C. CHARACTERISTICS

 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 6.0 \text{ V}, T_{opr} = -30 \text{ to } 60 ^{\circ}\text{C})$ 

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Instruction Cycle Time	t <sub>cy</sub>	In the Normal mode	8.3			μS
instruction eyere rime	ссу	In the SLOW mode	235	_	267	μs
High level Clock pulse Width	t <sub>WCH</sub>	External clock	80	_	_	ns
Low level Clock pulse Width	t <sub>WCL</sub>	External Clock				""
Shift Data Hold Time	t <sub>SDH</sub>		0.5t <sub>cy</sub> – 300	_	_	ns

Note. Shift Data Hold Time:

External Circuit for SCK pin and SO pin. Serial port (completion of transmission)



TONE OUTPUT CHARACTERISTICS

 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 6.0 \text{ V}, T_{opr} = -30 \text{ to } 60 ^{\circ}\text{C})$ 

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Tone Output Voltage (ROW)	V <sub>TONE</sub>	$RL \ge 10 \text{ k}\Omega$ , $V_{DD} = 2.7 \text{ V}$	125	185	250	mVrms
Pre-emphasis High Band (COL/ROW)	PEHB	PEHB = 20log (COL/ROW)	1	2	3	dВ
Output Distortion	DIS		_	_	10	%
Frequency Stability	△f	Except error of osc. frequency	_	_	0.7	%

# RECOMMENDED OSCILLATING CONDITIONS

 $(V_{SS} = 0 \text{ V}, \text{ VDD} = 2.7 \text{ to } 6.0 \text{ V}, \text{ Topr} = -30 \text{ to } 60 ^{\circ}\text{C})$ 

(1) 960 kHz


**Ceramic Resonator** 

KBR - 960H3 (KYOCERA)  $C_{XIN} = C_{XOUT} = 100 pF$ CSB960J21 (MURATA)  $C_{XIN} = C_{XOUT} = 220 pF$ 

(2) 32.768 kHz

**Crystal Oscillator** 

CXTIN, CXTOUT; 10 to 33 pF



Note: In order to get the accurate oscillation frequency, the adjustment of capacitors must be required.

## **TYPICAL CHARACTERISTICS**

