

## CMOS 4-BIT MICROCONTROLLER

**TMP47C210AN, TMP47C410AN  
TMP47C210AF, TMP47C410AF**


The 47C210A/410A is high speed and high performance 4-bit single chip micro computers, integrating the high breakdown voltage output with VFT direct drive capability, based on the TLCS-47 series.

| PART No.    | ROM          | RAM         | PACKAGE            | OTP         |
|-------------|--------------|-------------|--------------------|-------------|
| TMP47C210AN | 2048 × 8-bit | 128 × 4-bit | SDIP42-P-600-1.78  | TMP47P410AN |
| TMP47C210AF |              |             | QFP44-P-1414-0.80D | TMP47P410AF |
| TMP47C410AN | 4096 × 8-bit | 256 × 4-bit | SDIP42-P-600-1.78  | TMP47P410AN |
| TMP47C410AF |              |             | QFP44-P-1414-0.80D | TMP47P410AF |

**FEATURES**


- ◆ 4-bit single chip microcomputer
- ◆ Instruction execution time: 1.9  $\mu$ s (at 4.2 MHz)
- ◆ 90 basic instructions
  - Table look-up instructions
  - 5-bit to 8-bit data conversion instruction
- ◆ Subroutine nesting: 15 levels max.
- ◆ 6 interrupt sources (External: 2, Internal: 4)
  - All sources have independent latches each, and multiple interrupt control is available.
- ◆ I/O port (36 pins)
 

|          |         |         |
|----------|---------|---------|
| • Input  | 2 ports | 5 pins  |
| • Output | 5 ports | 20 pins |
| • I/O    | 3 ports | 11 pins |
- ◆ Interval Timer
- ◆ Two 12-bit Timer / Counters
  - Timer, event counter, and pulse width measurement mode
- ◆ Serial Interface with 4-bit buffer
  - External / internal clock, and leading / trailing edge mode
- ◆ High breakdown voltage outputs
  - VFT direct drive capability (max. 42 V × 20 bits)
- ◆ Hold function
  - Battery / Capacitor back-up
- ◆ Real Time Emulator : BM4721A




## PIN ASSIGNMENT (TOP VIEW)


(1) SDIP42-P-600-1.78



(2) QFP44-P-1414-0.80D



## BLOCK DIAGRAM



## PIN FUNCTION

| PIN NAME   | Input/Output  | FUNCTIONS  |                                  |
|------------|---------------|--|----------------------------------|
| K03 to K00 | Input         | 4-bit input port   |                                  |
| P13 to P10 | Output        | 4-bit output port with latch (High breakdown voltage outputs) .<br>8-bit data are output by the 5-bit to 8-bit data conversion instruction [OUTB @HL] .            |                                  |
| P23 to P20 |               |  |                                  |
| P43 to P40 | Output        |  |                                  |
| P53 to P50 |               | 4-bit output port with latch (High breakdown voltage outputs)  |                                  |
| P63 to P60 | I/O           |  |                                  |
| R73 to R70 |               | 4-bit I/O port with latch.<br>When using as input port, the latch must be set to "1"   |                                  |
| R83 (T1)   | I/O (Input)   | 4-bit I/O port with latch.<br>When used as input port,<br>external interrupt input pin, or<br>Timer / Counter external input pin,<br>the latch must be set to "1". | Timer / Counter 1 external input |
| R82 (INT1) |               |  | External interrupt 1 input       |
| R81 (T2)   |               |  | Timer / Counter 2 external input |
| R80 (INT2) |               |  | External interrupt 2 input       |
| R92 (SCK)  | I/O (I/O)     | 3-bit I/O port with latch.   | Serial clock I/O                 |
| R91 (SO)   | I/O (Output)  | When used as input port or serial<br>port, the latch must be set to "1"  | Serial data output               |
| R90 (SI)   | I/O (Input)   |  | Serial data input                |
| XIN        | Input         | Resonator connecting pins.   |                                  |
| XOUT       | Output        | For inputting external clock, XIN is used and XOUT is opened.  |                                  |
| RESET      | Input         | Reset signal input   |                                  |
| HOLD (KE0) | Input (Input) | Hold request / release signal input  | Sense input                      |
| TEST       | Input         | Test pin for out-going test, Be opened or fixed to low level.  |                                  |
| VDD        | Power supply  | + 5 V  |                                  |
| VSS        |               | 0 V (GND)  |                                  |

## OPERATIONAL DESCRIPTION

The 47C210A/410A are the chip with high breakdown voltage outputs for the TLCS-47 CMOS series. As the function and instruction are equivalent to 47C200B/400B except the high breakdown voltage outputs, the technical data sheets for the 47C200B/400B shall also be referred to.

### 1. SYSTEM CONFIGURATION

- ◆ INTERNAL CPU FUNCTION
  - They are the same as those of the 47C200B/400B.
- ◆ PERIPHERAL HARDWARE FUNCTION

- ① I/O Ports
- ② Interval Timer
- ③ Timer / Counters (TC1, TC2)
- ④ Serial Interface

The description has been provide with priority on a function (①) added to and changed from 47C200B/400B.

### 2. PERIPHERAL HARDWARE FUNCTION

#### 2.1 I/O Ports

The 47C210A/410A have I/O ports (36 pins) each as follows :

- |              |   |
|--------------|---|
| ① K0         | ; 4-bit input   |
| ② P1, P2     | ; 4-bit output (High breakdown voltage output)  |
| ③ P4, P5, P6 | ; 4-bit output (High breakdown voltage output)  |
| ④ R7         | ; 4-bit input / output  |
| ⑤ R8         | ; 4-bit input / output (Shared by external interrupt input and timer / counter input) |
| ⑥ R9         | ; 3-bit input / output (Shared by serial part)  |
| ⑦ KE         | ; 1-bit sense input (Shared by hold request / release signal input)                   |

This section describes ports of ②, ③ which are changed from the 47C200B/400B.

Table 2-1 lists the port address assignments and the I/O instructions that can access the ports.

## (1) Ports P1/P2 and Ports P4/P5/P6

These are 4-bit high breakdown voltage output ports with latch capable of directly driving vacuum fluorescent tubes (VFT). The latch data are read when an input instruction is executed. During reset, the latch is initialized to "0".

8-bit data can be output through ports P1 and P2 by using the 5-bit to 8-bit data conversion instruction; therefore, these ports can also be effectively utilized as segment output pins.

Ports P4, P5 and P6 can be set and cleared in 1-bit units using the L-register indirect addressing bit manipulation instruction; therefore, these ports can also be effectively utilized as digit output pins.

Figure 2-2 shows an example of driving a vacuum fluorescent tube 8-segment  $\times$  12-digit display.





Figure 2-1. Ports P1, P2, P4, P5, P6

Figure 2-2. Example of driving VFT

Table 2-1. Port Address Assignments and Available I/O Instructions

| port Address<br>(**) | Port                  |                                  |                | Input/Output instruction |                          |
|----------------------|-----------------------|----------------------------------|----------------|--------------------------|--------------------------|
|                      |                       | Input (IP**)                     | Output (OP**)  | IN %p, A<br>IN %p, @HL   | OUT A, %p<br>OUT @HL, %p |
| 00 <sub>H</sub>      | K0 input port         | —                                | —              | —                        | —                        |
| 01                   | P1 output latch       | P1 output port                   | P2 output port | —                        | —                        |
| 02                   | P2 output latch       | —                                | —              | —                        | —                        |
| 03                   | —                     | —                                | —              | —                        | —                        |
| 04                   | P4 output latch       | P4 output port                   | P5 output port | —                        | —                        |
| 05                   | P5 output latch       | P5 output port                   | P6 output port | —                        | —                        |
| 06                   | P6 output latch       | P6 output port                   | R7 output port | —                        | —                        |
| 07                   | R7 input port         | R8 output port                   | R8 output port | —                        | —                        |
| 08                   | R8 input port         | R9 output port                   | R9 output port | —                        | —                        |
| 09                   | R9 input port         | —                                | —              | —                        | —                        |
| 0A                   | —                     | —                                | —              | —                        | —                        |
| 0B                   | —                     | —                                | —              | —                        | —                        |
| 0C                   | —                     | —                                | —              | —                        | —                        |
| 0D                   | —                     | —                                | —              | —                        | —                        |
| 0E                   | SIO, Hold status      | —                                | —              | —                        | —                        |
| 0F                   | Serial receive buffer | Serial transmitbuffer            | —              | —                        | —                        |
| 10 <sub>H</sub>      | Undefined             | Hold operating mode control      | —              | —                        | —                        |
| 11                   | Undefined             | —                                | —              | —                        | —                        |
| 12                   | Undefined             | —                                | —              | —                        | —                        |
| 13                   | Undefined             | —                                | —              | —                        | —                        |
| 14                   | Undefined             | —                                | —              | —                        | —                        |
| 15                   | Undefined             | —                                | —              | —                        | —                        |
| 16                   | Undefined             | —                                | —              | —                        | —                        |
| 17                   | Undefined             | —                                | —              | —                        | —                        |
| 18                   | Undefined             | Interval Timer interrupt control | —              | —                        | —                        |
| 19                   | Undefined             | —                                | —              | —                        | —                        |
| 1A                   | Undefined             | —                                | —              | —                        | —                        |
| 1B                   | Undefined             | Timer/Counter 1 control          | —              | —                        | —                        |
| 1C                   | Undefined             | Timer/Counter 2 control          | —              | —                        | —                        |
| 1D                   | Undefined             | —                                | —              | —                        | —                        |
| 1E                   | Undefined             | Serial interface control         | —              | —                        | —                        |
| 1F                   | Undefined             | —                                | —              | —                        | —                        |

Note 1. “—”means the reserved state. Unavailable for the user programs.

Note 2. The 5-bit to 8-bit data conversion instruction [OUTB @HL], automatic access to ports P1 and P2.







## INPUT / OUTPUT / CIRCUITRY

## (1) Control pins

The input / output circuitries of the 47C210A/410A control pins are similar to those of the 47C200B/400B.

## (2) I/O ports

The input/output circuitries of the 47C210A/410A I/O ports are shown below, any one of the circuitries can be chosen by a code (HA, HB, HC) as a mask option.

| PORt                       | I/O    | INPUT/OUTPUT CIRCUITRY and CODE   |   |  | REMARKS  |
|----------------------------|--------|---|---|--|--|
|                            |        | HA  | HB  | HC   |  |
| K0                         | Input  |  |    |  | Pull-up/pull-down resistor<br>$R_{IN} = 70\text{ k}\Omega$ (typ.)<br>$R = 1\text{ k}\Omega$ (typ.) |
| P1<br>P2<br>P4<br>P5<br>P6 | Output |   |  |  | Source open drain<br>Initial "Hi-Z"<br>High breakdown<br>Voltage                                   |
| R7                         | I/O    |   |  |  | Sink open drain<br>Initial "Hi-Z"<br>$R = 1\text{ k}\Omega$ (typ.)                                 |
| R8<br>R9                   | I/O    |   |  |  | Sink open drain<br>Initial "Hi-Z"<br>Hysteresis input<br>$R = 1\text{ k}\Omega$ (typ.)             |

## ELECTRICAL CHARACTERISTICS

| ABSOLUTE MAXIMUM RATINGS     |                   | $(V_{SS} = 0 \text{ V})$   |                         |      |
|------------------------------|-------------------|----------------------------|-------------------------|------|
| PARAMETER                    | SYMBOL            | PINS                       | RATING                  | UNIT |
| Supply Voltage               | $V_{DD}$          |                            | - 0.5 to 7              | V    |
| Input Voltage                | $V_{IN}$          |                            | - 0.5 to $V_{DD} + 0.5$ | V    |
| Output Voltage               | $V_{OUT1}$        | Except sink open drain pin | - 0.5 to $V_{DD} + 0.5$ | V    |
|                              | $V_{OUT2}$        | Sink open drain pin        | - 0.5 to 10             |      |
|                              | $V_{OUT3}$        | Source open drain pin      | - 35 to $V_{DD} + 0.5$  |      |
| Output Current (Per 1 pin)   | $I_{OUT1}$        | Ports P1, P2               | - 2                     | mA   |
|                              | $I_{OUT2}$        | Ports P4, P5, P6           | - 25                    |      |
|                              | $I_{OUT3}$        | Ports R7, R8, R9           | 3.5                     |      |
| Output Current (Total)       | $\Sigma I_{OUT2}$ | Ports P4, P5, P6           | - 100                   | mA   |
| Power Dissipation            | $PD$              |                            | 600                     | mW   |
| Soldering Temperature (time) | $T_{sld}$         |                            | 260 (10 s)              | °C   |
| Storage Temperature          | $T_{stg}$         |                            | - 55 to 125             | °C   |
| Operating Temperature        | $T_{opr}$         |                            | - 30 to 70              | °C   |

| RECOMMENDED OPERATING CONDITIONS |           | $(V_{SS} = 0 \text{ V}, T_{opr} = - 30 \text{ to } 70 \text{ °C})$ |                             |                      |                      |      |
|----------------------------------|-----------|--|-----------------------------|----------------------|----------------------|------|
| PARAMETER                        | SYMBOL    | PINS   | CONDITIONS                  | Min.                 | Max.                 | UNIT |
| Supply Voltage                   | $V_{DD}$  |  | in the Normal mode          | 4.5                  | 6.0                  | V    |
|                                  |           |  | in the Hold mode            | 2.0                  |                      |      |
| Input High Voltage               | $V_{IH1}$ | Except Hysteresis Input  | $V_{DD} \geq 4.5 \text{ V}$ | $V_{DD} \times 0.7$  | $V_{DD}$             | V    |
|                                  | $V_{IH2}$ | Hysteresis Input   |                             | $V_{DD} \times 0.75$ |                      |      |
|                                  | $V_{IH3}$ |  | $V_{DD} < 4.5 \text{ V}$    | $V_{DD} \times 0.9$  |                      |      |
| Input Low Voltage                | $V_{IL1}$ | Except Hysteresis Input  | $V_{DD} \geq 4.5 \text{ V}$ | 0                    | $V_{DD} \times 0.3$  | V    |
|                                  | $V_{IL2}$ | Hysteresis Input   |                             |                      | $V_{DD} \times 0.25$ |      |
|                                  | $V_{IL3}$ |  | $V_{DD} < 4.5 \text{ V}$    |                      | $V_{DD} \times 0.1$  |      |
| Clock Frequency                  | $f_c$     |  |                             | 0.4                  | 4.2                  | MHz  |

Note. Input Voltage  $V_{IH3}, V_{IL3}$  : in the HOLD mode

## D.C. CHARACTERISTICS

(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 4.5 to 6.0 V, T<sub>opr</sub> = -30 to 70 °C)

| PARAMETER                           | SYMBOL           | PINS                           | CONDITIONS  | Min. | Typ. | Max. | UNIT |
|-------------------------------------|------------------|--------------------------------|---|------|------|------|------|
| Hysteresis Voltage                  | V <sub>HS</sub>  | Hysteresis Input               |   | —    | 0.7  | —    | V    |
| Input Current                       | I <sub>IN1</sub> | Port K0, TEST, RESET, HOLD     | V <sub>DD</sub> = 5.5 V,<br>V <sub>IN</sub> = 5.5 V / 0 V | —    | —    | ± 2  | μA   |
|                                     | I <sub>IN2</sub> | Port R (open drain)            |   |      |      |      |      |
| Input Resistance                    | R <sub>IN1</sub> | Port K0 with pull-up/pull-down |   | 30   | 70   | 150  | kΩ   |
|                                     | R <sub>IN2</sub> | RESET                          |   | 100  | 220  | 450  |      |
| Output Leakage Current              | I <sub>LO1</sub> | Port R (open drain)            | V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = 5.5 V         | —    | —    | 2    | μA   |
|                                     | I <sub>LO2</sub> | Port P (open drain)            | V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = -32 V         | —    | —    | -2   |      |
| Output High Voltage                 | V <sub>OH2</sub> | Ports P1, P2                   | V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> = -1.6 mA        | 2.4  | —    | —    | V    |
|                                     | V <sub>OH3</sub> | Ports P4, P5, P6               | V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> = -10 mA         | 2.4  | —    | —    |      |
| Output Low Voltage                  | V <sub>OL</sub>  | Ports R7, R8, R9               | V <sub>DD</sub> = 4.5 V, I <sub>OL</sub> = 1.6 mA         | —    | —    | 0.4  | V    |
| Supply Current (in the Normal mode) | I <sub>DD</sub>  |                                | V <sub>DD</sub> = 5.5 V, f <sub>C</sub> = 4 MHz           | —    | 3    | 6    | mA   |
| Supply Current (in the HOLD mode)   | I <sub>DDH</sub> |                                | V <sub>DD</sub> = 5.5 V                                   | —    | 0.5  | 10   | μA   |

*Note 1. Typ. values show those at T<sub>opr</sub> = 25 °C, V<sub>DD</sub> = 5 V.**Note 2. Input Current I<sub>IN1</sub>: The current through resistor is not included, when the pull-up/pull-down resistor is contained.**Note 3. Supply Current : V<sub>IN</sub> = 5.3 V / 0.2 V**The K0 port is opened when the pull-up/pull-down resistor is contained.**The voltage applied to the R port within the valid V<sub>IL</sub> or V<sub>IH</sub>.*


## A.C. CHARACTERISTICS

(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 4.5 to 6.0 V, T<sub>opr</sub> = -30 to 70 °C)

| PARAMETER                    | SYMBOL           | CONDITIONS                   | Min.                      | Typ. | Max. | UNIT |
|------------------------------|------------------|------------------------------|---------------------------|------|------|------|
| Instruction Cycle Time       | t <sub>cy</sub>  |                              | 1.9                       | —    | 20   | μs   |
| High Level Clock Pulse Width | t <sub>WCH</sub> |                              |                           |      |      |      |
| Low Level Clock Pulse Width  | t <sub>WCL</sub> | For External Clock Operation | 80                        | —    | —    | ns   |
| Shift data Hold Time         | t <sub>SDH</sub> |                              | 0.5 t <sub>cy</sub> - 300 | —    | —    | ns   |

**Note. Shift data Hold Time :**

External circuit for SCK pin and SO pin      Serial port (completion of transmission)



## RECOMMENDED OSCILLATING CONDITIONS


(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 4.5 to 6.0 V, T<sub>opr</sub> = -30 to 70 °C)

(1) 4 MHz

Ceramic Resonator


CSA4.00MG (MURATA) C<sub>XIN</sub> = C<sub>XOUT</sub> = 30 pF  
KBR-4.00MS (KYOCERA) C<sub>XIN</sub> = C<sub>XOUT</sub> = 30 pF

Crystal Oscillator

204B-6F 4.0000 C<sub>XIN</sub> = C<sub>XOUT</sub> = 20 pF  
(TOYOCOM)

(2) 400 kHz

Ceramic Resonator

CSB400B (MURATA) C<sub>XIN</sub> = C<sub>XOUT</sub> = 220 pF, R<sub>XOUT</sub> = 6.8 kΩ  
KBR-400B (KYOCERA) C<sub>XIN</sub> = C<sub>XOUT</sub> = 100 pF, R<sub>XOUT</sub> = 10 kΩ

## TYPICAL CHARACTERISTICS

