

Microcontrollers

ApNote

AP1639

: Additional file
AP163901.EXE available

In-System Programming of C164 OTP Devices

Siemens C164CI 16-bit microcontrollers provide 64 KByte OTP memory on-chip. This application note gives hints and examples for in-system programming of C164CI OTP devices. Memory programming and memory uploading is supported by the Windows-based memory tools "Memtool" and "ROM_UP".

Author : Peter Kliegelhöfer / HL DC AT Microcontroller Application Support

Contents	Page
1 OTP Memory Overview	3
2 OTP Memory Configuration	5
3 CPU Host Mode (CHM) Selection	6
4 Memtool - The on-chip OTP/ Flash Memory Programming Tool	6
4.1 Special Memtool Options	7
5 Pits, Traps and Mines	7
6 OTP Programming Drivers Overview	8
6.1 Program Verify	9
7 ROM_UP - The on-chip OTP/ Flash/ ROM Memory Upload Tool	10

AP1639 ApNote - Revision History		
Actual Revision : 03.98		Previous Revision : none (original version)
Page of actual Rev.	Page of prev.Rel.	

1 OTP Memory Overview

The C164CI devices provide 64 KBytes of one-time-programmable „OTP“ memory on-chip for both instruction code and constant data.

The C164CI OTP module is a 512 KBit memory organized as 16K double words of 32 bit each. On its CPU interface it presents a fast read access (60ns @ $f_{CPU} = 25$ MHz) of 32 bit in one machine cycle. Read accesses of code and data are possible in any addressing mode, thus realizing the highest CPU performance with fetch and execution of double word instructions in a single instruction cycle.

For programming and testing purposes a special interface is realised which directly connects the OTP module to an external or internal (CPU) host. Programming is performed in steps of 16-bit words, needing typically 100 μ s per word. Special algorithms for over-/ under-programming, with verify operations, are not necessary. The programming voltage is supplied on the \overline{EA} / VPP pin. Unprogrammed OTP memory cells contain all '1's.

The OTP memory can be programmed both in an appropriate programming board (supplier: Ertec, SMS, Data I/O) or in the target system which provides a lot of flexibility.

The lower 32 KBytes of the on-chip OTP memory of the C164CI can be mapped to either segment 0 (00'0000_H to 00'7FFF_H) or segment 1 (01'0000_H to 01'7FFF_H) during the initialization phase to allow external memory to be used for additional system flexibility. The upper 32 KBytes of the on-chip OTP memory are assigned to locations 01'8000_H to 02'0000_H (figure 1).




Figure 1
C164CI OTP Memory Overview

2 OTP Memory Configuration

Upon reset the default memory configuration of the C164CI is determined by the state of its \overline{EA} pin. When \overline{EA} is low the internal OTP memory is disabled and the startup code is fetched from external memory.

In order to access the on-chip OTP memory after booting from external memory the internal OTP memory must be enabled via software by setting bit ROMEN in register SYSCON. The lower 32 KBytes of the OTP memory can be mapped to segment 0 or segment 1, controlled by bit ROMS1 in register SYSCON. Mapping to segment 1 preserves the external memory containing the startup code, while mapping to segment 0 replaces the lower 32 KBytes of the external memory with on-chip OTP memory. In this case a valid vector table must be provided.

As the on-chip OTP memory covers more than segment 0, segmentation should be enabled (by clearing bit SGTDIS in register SYSCON) in order to map the whole internal OTP into the address space.

Whenever the internal memory configuration of the C164CI is changed (mapping, enabling, disabling) the following procedure must be used to ensure correct operation:

- Configure the internal OTP memory as required
- Execute an inter-segment branch (JMPS, CALLS, RETS)
- Reload all four DPP registers

Note:

Register SYSCON can only be modified **before** the execution of the EINIT instruction.

Note:

For detailed informations concerning the handling of internal non-volatile memory please refer to the users manual, chapter „System Programming“ (Handling the Internal ROM/ Pits, Traps and Mines).

3 CPU Host Mode (CHM) Selection

For in-system programming it is necessary to activate the programming interface which is realized as an XBUS peripheral. The C164CI enters CHM with port pin P0L.2 low during reset. It is useful to combine this mode with the bootstrap loader mode (see next chapter).

4 Memtool - The OTP/ Flash Memory Programming Tool

In-system programming of on-chip OTP- and Flash memory is supported by the Windows-based programming tool „Memtool“ which is freely available. Siemens provides driver updates on the Internet; please ask for the current status. Memtool is an application example as well as a programming tool for on-chip OTP- and Flash memory, supporting C161CI-32F, C167CR-16F, C167CS-32F and C163-16F Flash devices and C164CI-8E OTP devices.

Thanks to the modular structure Memtool is easily expandable for future C16x devices. For an interested user all driver sources are also available (figure 2). Along with the drivers come readme.txt files which contain informations about the hardware requirements and latest informations about Memtool and each driver.




Figure 2

All software including the programming data is downloaded from a host PC into the internal RAM of the microcontroller. The application expects only internal RAM, external RAM is not required.

For OTP programming an additional programming voltage (e.g. 11,5 V) has to be applied to pin \overline{EA} /Vpp. Please check for the right Vpp value in the status sheet.

In order to download the application from a PC, a serial link has to be established. The C164CI already provides an asynchronous serial interface that only has to be connected to COM1 or COM2 of your PC. Supposing you are using a Phytex C164CI starter kit, you can directly connect its serial connector with the COM1/ COM2 interface of your PC.

Note:

For getting started two steps are needed:

- 1.) Activate bootstrap loader mode and enter CPU host mode (these modes are activated with port pins P0L.2 and P0L.4 "LOW" during reset; simple 8.2k pull down resistors are applicable)
- 2.) Connect the target with the C164CI device to a host PC with a serial cable.

4.1 Special Memtool Options

For default Memtool expects serial communication via RS232. Some drivers also support single-wire transmission (K-Line). All drivers which support K-Line protocol are marked with "KL" (see box "Target"/ "Change"/ "Select Controller Type"). Choose the desired mode (RS232 or K-Line) in box "Interface" / "Setup Interface".

In some cases it is also useful to get a LOG-file of the transmitted data. For LOG-file generation switch "DIAGLOG" in the Memtool configuration file (memtool.ini/ siemtool.ini) has to be set to "1". The LOG-file will be closed by leaving Memtool. A set box for the LOG switch is currently not implemented.

5 Pits, Traps and Mines

To prevent the controller from being damaged, main power should always be connected *before* and disconnected *after* Vpp.

The C164CI enters bootstrap mode if pin P0L.4 is sampled low at the end of a hardware reset. In this case the BSL is activated, independent of the selected bus mode; no evaluation of pin \overline{EA} (external access) in bootstrap loader mode.

In CPU host mode (CHM) the default setting of bit BUSACT0 in register BUSCON0 is "1", which means: external bus **enabled**. In single-chip applications this might lead to problems with external peripherals, because accesses to the OTP programming interface (respectively to the registers OPAD, OPDAT, OPCTRL) can be seen *externally*. In this case it is necessary to reset bit BUSACT0 *before* performing the first OTP programming interface access. The default setting of BUSACT0 in CHM is independent of SYSCON settings. All C164 OTP drivers set BUSCON0 (and therefore BUSACT0) to zero in module "load_2".

The lower baudrate (9600 Bd) is recommended for single-wire data transmission (K-Line).

6 OTP Programming Drivers Overview

Several OTP programming drivers are available. This is founded on different demands of different applications. The following overview is just a snapshot of the status quo. In the future new versions will be available which will partly replace the current ones. Please pay attention to the readme.txt files which come along with the drivers.

Due to the fact that it is currently (actual design step: BC) not possible to perform OTP read accesses in CPU host mode (CHM), the success of an OTP programming operation can only be verified in *normal mode* by reading the OTP content via *ROMbus* (see chapter 6.1).

This is just a workaround. In the future C164 OTP devices will be available which allow OTP read access in CHM and therefore program verification *during* programming.

All C164 OTP drivers are properly tested with 9600 Baud transmission rate. You may also try the higher baudrate (19200 Bd) for faster data transmission.

The readme.txt files in the sub-directories (memtool/ siemdrv/ C16x...) contain important informations about each driver:

C164CI Standard

- RS232
- external bus disabled (BUSCON0=0000h)
- no EINIT
- system clock output not enabled
- no Vpp switching control via port pin

C164CI cv_A (customized version A)

- RS232
- external bus disabled (BUSCON0=0000h)
- no EINIT
- system clock output enabled
- no Vpp switching control via port pin

C164CI Phytex Starterkit

- RS232
- external bus disabled (BUSCON0=0000h)
- EINIT instruction in modules "progp" and "vefy"
- system clock output not enabled
- Vpp switching control via port pin P8.3

C164CI KL cv_B (customized version B)

- K-Line
- external bus disabled (BUSCON0=0000h)
- EINIT instruction in modules "prog" and "vefy"
- system clock output not enabled
- Vpp switching control via port pin P1L.0

C164CI cv_C (customized version C)

- RS232
- external bus disabled (BUSCON0=0000h)
- no EINIT
- system clock output enabled
- no Vpp switching control via port pin

6.1 Program Verify

As already mentioned a verification of OTP programming can only be done when the CPU is in *normal mode*. Be aware that the CPU is still in CPU host mode (CHM) after programming. All verify attempts will fail as long as the CPU is not in normal mode, regardless of the content of the OTP memory.

For entering normal mode it is necessary first to disconnect the pull-down resistor at port pin P0L.2 and *then* to reset the controller (pin P0L.4 has to remain unchanged "low" for bootstrap loader mode). In module "vefy" which performs a comparison of the content of the OTP memory and the source data bits ROMEN and ROMS1 of register SYSCON will be set to "1" in order to enable internal OTP memory and to map the lower 32k OTP memory to segment 1 (see user's manual: "Memory Organization").

7 ROM_UP - The on-chip OTP/ Flash/ ROM Memory Upload Tool

Attached you find the Windows-based utility "ROM_UP20" which allows you to upload the content of OTP- and Flash memory (blocks of 32k...256k are currently supported) by using the bootstrap loader. The uploaded data can then be stored into a file (helpful and necessary for a file-compare).

Following a short description of ROMUPV2.EXE:

Self extracting utility program to upload contents of internal Flash/ ROM memory via bootstrap loader.

In combination with a bootstrap loader which is executed from the internal flash, this program allows to upload the content of internal Flash/ OTP/ ROM memory via the serial port and optionally to write the uploaded data into a file.

When ROM Upload V2.0 is invoked,

- click on box in the second line on the left side near loader program

click on field "load..."

- select file "loader.hex"

(since the example bootstrap loader only accepts 32 bytes (like the integrated bootstrap loader), a second loader (loader.hex) must be used to load larger programs)

- click on field "load..." on the right side of third line

- select desired upload program according to desired/ maximum memory size of your controller

(64kb.h67 will read entire memory of C164CI-8E, 32kb.h67 will read first 32 Kbyte of memory)

Note: first 32Kbyte (0000h...7FFFh) of memory is always mapped to segment 1 (1'0000h...1'7FFFh) by file "loader.hex" in order to have linear addresses.