

STS4NM20N

N-CHANNEL 200V - 0.11Ω - 4A SO-8 ULTRA LOW GATE CHARGE MDmesh™ II MOSFET


TARGET DATA

TYPE	V _{DSS}	R _{DS(on)}	ID
STS4NM20N	200 V	< 0.13 Ω	4A


- WORLDWIDE LOWEST GATE CHARGE
- TYPICAL $R_{DS}(on) = 0.11\Omega$
- HIGH dv/dt and AVALANCHE CAPABILITIES
- LOW INPUT CAPACITANCE
- LOW GATE RESISTANCE
- TIGHT PROCESS CONTROL AND HIGH MANUFACTURING YIELDS

DESCRIPTION

This 200V MOSFET with a new advanced layout brings all unique advantages of MDmesh technology to lower voltages. The device exhibits worldwide lowest gate charge for any given on-resistance.Its use is therefore ideal as primary switch in isolated DC-DC converters for Telecom and Computer applications.Used in combination with secondary-side low-voltage STripFET[™] products, it contributes to reducing losses and boosting efficiency







APPLICATIONS

The MDmesh[™] family is very suitable for increasing power density allowing system miniaturization and higher efficiencies

ORDERING INFORMATION

SALES TYPE	MARKING	PACKAGE	PACKAGING
STS4NM20N	S4NM20N	SO-8	TAPE & REEL

STS4NM20N

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	200	V
V _{DGR}	Drain-gate Voltage (R_{GS} = 20 k Ω)	200	V
V _{GS}	Gate- source Voltage	± 30	V
۱ _D	Drain Current (continuous) at $T_C = 25^{\circ}C$ Drain Current (continuous) at $T_C = 100^{\circ}C$	4 2.83	A A
I _{DM} (2)	Drain Current (pulsed)	16	A
PTOT	Total Dissipation at T _C = 25°C	2.5	W
	Derating Factor (1)	0.02	W/°C
d _v /d _t (3)	Peak Diode Recovery voltage slope	10	V/ns

THERMAL DATA

Rthj-pcb	Thermal Resistance Junction-pcb Max (1)	50	°C/W
Tj	Max. Operating Junction Temperature	150	°C
T _{stg}	Storage Temperature	-55 to 150	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	TBD	A
E _{AS}	Single Pulse Avalanche Energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 35 V)	TBD	mJ

ELECTRICAL CHARACTERISTICS (T_{CASE} = 25 °C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	200			V
IDSS	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating, T _C = 125 °C			1 10	μΑ μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 30 V			100	μA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	3.5	4.2	5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V, I _D = 2 A		0.11	0.13	Ω

ELECTRICAL CHARACTERISTICS (CONTINUED)

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (4)	Forward Transconductance	$V_{DS} = 15 \text{ V}$, $I_D = 2 \text{ A}$		1.4		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0		670 180 12		pF pF pF
C _{oss eq.} (*)	Equivalent Output Capacitance	$V_{GS} = 0V$, $V_{DS} = 0V$ to 400V		TBD		pF
R _G	Gate Input Resistance	f = 1 MHz Gate DC Bias = 0 Test Signal Level = 20 mV Open Drain		TBD		Ω

(*) $C_{oss eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time			TBD TBD		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 160 V, I _D = 4 A, V _{GS} = 10 V		19 3.5 11		nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{r (Voff)} t _f t _c	Off-Voltage Rise Time Fall Time Cross-Over Time			TBD TBD TBD		ns ns ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain Current				4	А
I _{SDM} (2)	Source-drain Current (pulsed)				16	А
V _{SD} (4)	Forward On Voltage	$I_{SD} = 2 \text{ A}, V_{GS} = 0$			1.3	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 2 \text{ A}$, di/dt = 100 A/µs, V _{DD} = 100 V, T _j = 25°C (see test circuit, Figure 5)		89 300 6.5		ns nC A
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$\begin{split} I_{SD} &= 2 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,} \\ V_{DD} &= 100 \text{ V, T}_{j} = 150^{\circ}\text{C} \\ (\text{see test circuit, Figure 5}) \end{split}$		TBD TBD TBD		ns nC A

Note: 1. When mounted on 1 inch² FR4 Board, 2oz of Cu, t≤ 10 sec. 2. Pulse width limited by safe operating area. 3. $I_{SD} \le 4 \text{ A}$, di/dt $\le 400 \text{ A/}\mu\text{s}$, $V_{DD} \le V_{(BR)DSS}$, $T_j \le T_{jMAX}$. 4. Pulsed: Pulse duration = 400 µs, duty cycle 1.5 %.

STS4NM20N

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



DIM.		mm		inch		
DIM.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.019
c1			45 ((typ.)		
D	4.8		5.0	0.188		0.196
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.14		0.157
L	0.4		1.27	0.015		0.050
М			0.6			0.023

SO-8 MECHANICAL DATA



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com